

UC San Diego

UC San Diego Previously Published Works

Title

An Experimental Proof that Resistance-Switching Memory Cells are not Memristors

Permalink

<https://escholarship.org/uc/item/85f2q56v>

Journal

Advanced Electronic Materials, 6(7)

ISSN

2199-160X

Authors

Kim, Jinsun
Pershin, Yuriy V
Yin, Ming
[et al.](#)

Publication Date

2020-07-01

DOI

10.1002/aelm.202000010

Peer reviewed

An experimental proof that resistance-switching memories are not memristors

J. Kim,¹ Y. V. Pershin,^{1, a)} M. Yin,² T. Datta,¹ and M. Di Ventra^{3, b)}

¹⁾*Department of Physics and Astronomy, University of South Carolina, Columbia, South Carolina 29208, USA*

²⁾*Physics/Engineering Department, Benedict College, Columbia, South Carolina 29204, USA*

³⁾*Department of Physics, University of California San Diego, La Jolla, California 92093, USA*

(Dated: 17 September 2019)

It has been suggested that *all* resistive-switching memories are memristors. The latter are hypothetical, ideal devices whose resistance, as originally formulated, depends *only* on the net charge that traverses them. Recently, an *unambiguous* test has been proposed [J. Phys. D: Appl. Phys. **52**, 01LT01 (2019)] to determine whether a given physical system is indeed a memristor or not. Here, we experimentally apply such a test to Cu-SiO₂-based electrochemical metallization memory cells, and show that electrochemical metallization memories are *not* memristors. Since the particular resistance-switching memories employed in our study share similar features with many other memory cells, our findings refute the claim that all resistance-switching memories are memristors. They also cast doubts on the existence of ideal memristors as actual physical devices that can be fabricated experimentally. Our results then lead us to formulate two *memristor impossibility conjectures* regarding the impossibility of building a model of physical resistance-switching memories based on the memristor model.

Introduction – Although some publications^{1,2} have claimed that the memristor³ (in the ideal sense) has been found and *all* resistance-switching memories are memristors⁴, several researchers have raised serious doubts about such claims^{5–10}. Indeed, the property of pinched hysteresis loops¹¹ alone (“If it’s pinched it’s a memristor”¹²) *cannot* serve as a good indicator of memristors since that property is shared by different types of experimentally-realizable devices (such as memristive devices and systems whose memory depends on some internal degrees of freedom, other than the charge¹³).

Remarkably, the most important characteristic of *any* memristor³, namely, the functional dependence of its memory resistance (memristance), R_M , on *only* the net charge, q , that traverses it, $R_M(q)$, has *never been demonstrated experimentally*. Following the scientific method, it is obvious that any claim of the “memristor discovery” must be based on the *experimental* measurement of $R_M(q)$, and not merely on non-exclusive characteristics.

In Ref. 14, two of us (YVP and MD) have introduced a simple test to experimentally determine whether a resistor with memory is an ideal memristor or something else. The main idea of the test is based on the duality property of a capacitor-memristor circuit whereby, for any initial resistance state of the memristor and any form and amplitude of the applied voltage, the final state of an ideal memristor must be identical to its initial state, if the capacitor charge finally returns to its initial value¹⁴. In other words, our test verifies the $R_M(q)$ dependence.

To prove the ideality, a scan over a large range of parameters (initial state, shape/magnitude of the applied voltage, etc.) is clearly required. To prove the opposite, however, even a sin-

gle measurement demonstrating the absence of such a duality would be enough.

In the present paper, we experimentally apply the ideal memristor test¹⁴ to Cu-SiO₂ electrochemical metalization cells as model resistance-switching devices. Electrochemical metalization cells¹⁵ constitute a large family of resistance-switching devices based on the cation diffusion through a solid electrolyte. Typically, such cells exhibit bipolar resistance switching with thresholds. This property allows us to use such Cu-based devices as representatives of the entire class of bipolar threshold-type resistance-switching cells¹⁶.

Our experimental results show that the resistance-switching memories are *not* memristors, and cast further doubts on the existence of ideal memristors as actual physical devices that can be fabricated in the laboratory or found in Nature. This leads us to formulate two *memristor impossibility conjectures*, namely that *i*) it is impossible to accurately model physical resistance-switching memories by adding small corrections to the ideal memristor model, and *ii*) it is impossible to build a circuit combining *ideal* memristors with any other ideal two-terminal devices (resistors, capacitors, and inductors) that emulates realistically the response of experimentally-realizable resistance-switching memories.

Experimental details – Figure 1(a) shows the experimental circuit used to implement the ideal memristor test. To generate the test voltage signal $V(t)$ and control signal V_c we use a source measure unit (Keysight B2911A). The unit is controlled by a code written in C Sharp. To initialize and measure the device state, we close the relay (part number HI05-1A66, Standex-Meder Electronics), thus connecting the tested device to the source measure unit directly. To run the test, we open the relay and apply the test voltage signal (such as the triangular pulse in Fig. 1(b)) across the capacitor (non-polarized 10 μ F capacitor) connected in series with the tested device.

The resistance-switching devices studied in this work were

^{a)}Electronic mail: pershin@physics.sc.edu

^{b)}Electronic mail: diventra@physics.ucsd.edu

fabricated by sputtering deposition technique on the surface of a silicon wafer (substrate). A thin adhesion layer (5 nm Ti) was first formed on the surface of the substrate. We used 30 nm Ru as an inert bottom electrode common for all devices. A 10-nm-thick SiO₂ layer was deposited using a shadow mask with 10 × 10 mm square openings. The top Cu electrodes of 30 nm thickness were deposited on top of SiO₂ using another shadow mask with square and circular openings of various sizes (in this Letter we present data for a device with a circular top electrode of $r = 710 \mu\text{m}$). A 5 nm CoCrPt was used as a protective layer for the top electrodes (see inset of Fig. 2 for a schematic of the structure of memory cells). In order to dope SiO₂ with Cu atoms¹⁷ the devices were subjected to 580 °C, 1 hour annealing in He environment. After that, the samples were slowly cooled down to the room temperature. The result is a typical resistance-switching memory cell with characteristics similar to many other experimental memory devices¹⁶. The ideal memristor test was implemented on several randomly selected devices showing stable switching behavior.

Results – Figure 2 shows typical current-voltage characteristics of a selected Cu-SiO₂ device. This plot demonstrates a bipolar switching with well defined thresholds, and a hysteresis loop twisted at the origin. From this plot we estimate the following parameters of our device: $R_{on} \simeq 19.5 \text{ k}\Omega$, $R_{off} \simeq 150 \text{ k}\Omega$, $V_{t,+} \simeq 0.7 \text{ V}$, and $V_{t,-} \simeq -0.8 \text{ V}$. Here, $R_{on/off}$ are the boundary resistance values and $V_{t,+/-}$ are the threshold voltages.

The ideal memristor test, as represented in Fig. 1, was performed at several values of the pulse amplitude V_0 (see Fig. 1(b)) with the initial memristance set to $R_M = 53 \text{ k}\Omega$. Here, we present the results obtained at $V_0 = 0.4 \text{ V}$ and $V_0 = 1 \text{ V}$. Since these measurements were performed in sequence, the final state after the application of $V_0 = 0.4 \text{ V}$ served as the initial state for $V_0 = 1 \text{ V}$. We emphasize that according to the test procedure, the initial and final charge on the capacitor is the same (zero). Therefore, if the tested device were a memristor, its final and initial memristance would be the same too.

It is found that at $V_0 = 0.4 \text{ V}$ the final memristance is the same as the initial one (cf. Figs. 3(a) and 3(c)). However, the larger value of $V_0 = 1 \text{ V}$ causes the device to switch into the




FIG. 1. (a) Capacitor-resistive memory circuit employed in our experiments. Here, a relay is used to shunt the capacitor, C, to initialize and read the state of the resistive memory, M. (b) Shape of the testing voltage $V(t)$ employed in the present work.




FIG. 2. Current-voltage characteristics of a Cu-SiO₂ device obtained using sweeps of 0 to +1 to -1.3 to 0 V with a positive current compliance of 40 μA , and a negative current compliance of 1 mA. Inset: Schematic diagram of the Cu-SiO₂ device structure.

lowest resistance state, $R_{on} = 19.5 \text{ k}\Omega$, see Fig. 4. As the final device state is *different* from the initial one when the capacitor has discharged, we conclude that *our device has not passed the ideal memristor test*. We observed similar results for all the other samples tested. Therefore, *none* of our devices have passed the ideal memristor test.

We note that the test was performed using 40 μA current compliance, which was not exceeded during the test. However, due to the nature of our test, its conclusions are *independent* of whether the current was limited or not by the compliance current.

Resistance-switching memories are definitely not memristors – We can further expand on these experimental results as follows. In this work we have applied the ideal memristor test suggested in Ref. 14 to Cu-SiO₂-based electrochemical metallization memory cells, which are a type of resistance-switching memories. As part of the test, we have compared the initial device state with the final one obtained under the condition of a capacitor discharge in series with the memory device. Since under at least one bias condition we have found that the final state of the memory devices was different from the initial one, we conclude that these resistance-switching devices cannot be described simply by a memristance that depends on the charge only: $R_M(q)$. Therefore, they are *not* memristors. Since the current-voltage characteristics of the devices used in our study are typical of a wide range of resistance-switching cells, our general conclusion is that *resistance-switching memories are not memristors*, irrespective of their specific device structures and switching mechanisms.

We also note that the triangular-shape voltage signal $V(t)$ employed in our work has facilitated the ideal memristor test. Under the test conditions of Fig. 1, the tested devices were subjected first to a relatively large positive voltage (the initial magnitude is V_0), followed by a small negative voltage. The tested devices failed the test since the positive voltage across the devices was sufficient to switch R_M to R_{on} , while the negative voltage was not sufficient for the inverse switching. Since,




FIG. 3. Ideal memristor test performed at $V_0 = 0.4$ V. (a) A low-amplitude sweep is used to test the initial memristance (the relay is closed). (b) Voltage and current versus time, when the testing voltage is applied (the relay is open). (c) A low-amplitude sweep is used to test the final memristance (the relay is closed). The fitting lines in (a) and (c) correspond to the same $R_M = 53$ k Ω .




FIG. 4. Ideal memristor test performed at $V_0 = 1$ V. (a) A low-amplitude sweep is used to test the initial memristance (the relay is closed). (b) Voltage and current versus time, when the testing voltage is applied (the relay is open). (c) A low-amplitude sweep is used to test the final memristance (the relay is closed). The fitting line in (a) corresponds to $R_M = 53$ k Ω , while in (c) to $R_M = 19.5$ k Ω .

in principle, for any given pair of $V_{t,+}$ (positive voltage) and $V_{t,-}$ (negative voltage), one can always choose the test signal such that $V_0 > V_{t,+}$ and $V_M(t) > V_{t,-}$, one can further argue that *there are no ideal memristors among the threshold-type resistance-switching memories*.

Memristor impossibility conjectures – At this juncture, the reader may ask how the ideal memristor model is related, if at all, to physical resistance-switching devices such as those studied experimentally in this work, or any other similar devices published in the literature (see, e.g., references in 16). Accounting for the fact that the response of physical devices is different from the ideal behavior, Chua argued⁴ that the resistance-switching memories are an “unfolding” theory extension of the ideal devices. More recently, he also proposed¹⁸ that the resistance-switching can be represented by a circuit combining ideal memristors with some other ideal devices¹⁹. However, these statements are clearly *incorrect*.

In fact, unfolding relies on families of mathematical functions that are similar (close) to each other. When an idealized model is partially inadequate, the model can be improved by adding *small terms* resulting in the new model: an unfold-

ing of the original system^{20,21}. However, this approach is not applicable to the physical (experimentally-realizable) memristive devices because the difference between their physical models (as known in the literature) and the ideal memristor model can not be bridged by small correction terms. Similarly, a circuit representation of physical memory devices by circuits of ideal components is highly unlikely for the same reason: the ideal memristor behavior is too different from that of physical devices.

Based on the above arguments, we formulate two *memristor impossibility conjectures* that may serve as foundations for future research.

First memristor impossibility conjecture. It is impossible to accurately model physical resistance-switching memories by adding small corrections to the ideal memristor model.

Second memristor impossibility conjecture. It is impossible to accurately model physical resistance-switching memories by a circuit combining *ideal* memristors with any kinds of non-linear *ideal* circuit ele-

ments.

In the second conjecture, we refer to the ideal elements defined in Ref. 19. It can be also formulated in the strong sense considering only the combinations of memristors with basic circuit elements (non-linear resistors, capacitors, and inductors).

Conclusions – In conclusion, we have employed a recently suggested test¹⁴ to experimentally verify whether resistance-switching memories are indeed memristors, as it was claimed in Ref. 4, or not. Our results demonstrate *unambiguously* that *they are not*.

Unlike the behavior of ideal memristors, the final states of the memory devices we have measured significantly deviate from their initial states. This study led us to formulate two conjectures on the impossibility of building a model of physical (experimentally-realizable) resistance-switching memories based on the ideal memristor behavior. The collection of these experimental results cast further doubts on the existence of the ideal memristor as a forth circuit element that can be fabricated experimentally.

Acknowledgment.– The authors are thankful to Mr. H. Smith and Dr. T. M. Crawford for their help with sputtering deposition. This work was partially supported by a USC Provost grant.

REFERENCES

- ¹D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, “The missing memristor found,” *Nature* **453**, 80–83 (2008).
- ²F. Z. Wang, L. Li, L. Shi, H. Wu, and L. O. Chua, “ ϕ memristor: Real memristor found,” *Journal of Applied Physics* **125**, 054504 (2019).
- ³L. O. Chua, “Memristor - the missing circuit element,” *IEEE Trans. Circuit Theory* **18**, 507–519 (1971).
- ⁴L. Chua, “Resistance switching memories are memristors,” *Applied Physics A* **102**, 765–783 (2011).
- ⁵B. Mouttet, “Memresistors and non-memristive zero-crossing hysteresis curves,” arXiv preprint arXiv:1201.2626 (2012).
- ⁶P. Meuffels and R. Soni, “Fundamental issues and problems in the realization of memristors,” arXiv preprint arXiv:1207.7319 (2012).
- ⁷M. Di Ventra and Y. V. Pershin, “On the physical properties of memristive, memcapacitive and meminductive systems,” *Nanotechnology* **24**, 255201 (2013).
- ⁸S. Vongehr and X. Meng, “The missing memristor has not been found,” *Scientific Reports* **5**, 11657 (2015).
- ⁹K. M. Sundqvist, D. K. Ferry, and L. B. Kish, “Memristor equations: Incomplete physics and undefined passivity/activity,” *Fluctuation and Noise Letters* **16**, 1771001 (2017).
- ¹⁰Y. V. Pershin and M. Di Ventra, “Comment on ‘If it’s pinched it’s a memristor’,” *Semiconductor Science and Technology* **34**, 098001 (2019).
- ¹¹It is interesting to note that the hysteresis loops of resistance-switching memories are typically twisted, not pinched¹⁰.
- ¹²L. Chua, “If it’s pinched it’s a memristor,” *Semiconductor Science and Technology* **29**, 104001 (2014).
- ¹³L. O. Chua and S. M. Kang, “Memristive devices and systems,” *Proc. IEEE* **64**, 209–223 (1976).
- ¹⁴Y. V. Pershin and M. Di Ventra, “A simple test for ideal memristors,” *J. Phys. D: Appl. Phys.* **52**, 01LT01 (2018).
- ¹⁵I. Valov, R. Waser, J. R. Jameson, and M. N. Kozicki, “Electrochemical metallization memories—fundamentals, applications, prospects,” *Nanotechnology* **22**, 254003 (2011).
- ¹⁶Y. V. Pershin and M. Di Ventra, “Memory effects in complex materials and nanoscale systems,” *Advances in Physics* **60**, 145–227 (2011).
- ¹⁷C. Schindler, S. C. P. Thermadam, R. Waser, and M. N. Kozicki, “Bipolar and unipolar resistive switching in Cu-doped SiO₂,” *IEEE Transactions on Electron Devices* **54**, 2762–2768 (2007).
- ¹⁸L. O. Chua, “Reply to comment on ‘If it’s pinched it’s a memristor’,” *Semiconductor Science and Technology* **34**, 098002 (2019).
- ¹⁹L. O. Chua, “Nonlinear circuit foundations for nanodevices, part i: The four-element torus,” *Proc. IEEE* **91**, 1830 (2003).
- ²⁰J. Murdock, “Unfoldings,” *Scholarpedia* **1**, 1904 (2006), revision #91898.
- ²¹J. W. Bruce and P. J. Giblin, *Curves and Singularities: A Geometrical Introduction to Singularity Theory*, 2nd ed. (Cambridge University Press, 1992).