UC Irvine

ICS Technical Reports

Title

Benchmarks for the 1992 high level synthesis workshop

Permalink

https://escholarship.org/uc/item/73b702b6

Authors

Dutt, Nikil Ramachandran, Champaka

Publication Date

1992-10-30

Peer reviewed

Notice: This Material may be protected by Copyright Law (Title 17 U.S.C.)

ARCHIVES Z 699 C3 no. 92-107 c.2

Benchmarks for the 1992 High Level Synthesis Workshop

Nikil Dutt Champaka Ramachandran

Technical Report #92-107 Oct 30, 1992

University of California, Irvine Irvine, CA 92717 (714) 856-7219

dutt@ics.uci.edu

Abstract

This report describes the current status of benchmarks for the 1992 High-Level Synthesis Workshop and suggests guidelines for benchmark submission. The benchmark set currently has 9 designs, where each benchmark includes a VHDL description of the design, documentation of the design's functionality, as well as a set of test vectors and expected outputs for simulation. Documentation of the testing strategy the test vectors are also provided with each benchmark. Although the benchmarks are currently written in VHDL, we have attempted to organize the benchmarks in a language-independent format so that users can easily translate the benchmarks into their favorite HDL; the representative set of test vectors and expected outputs allow a user to ensure, with some level of confidence, that their HDL descriptions preserve the original behavior of the benchmarks. The current benchmark set contains designs that exercise different types of functionality (e.g., DSP, FSM-based, arithmetic, etc.), as well as different types of HDL behavioral constructs (e.g., nested loops and nested conditionals). We conclude with a suggested set of guidelines for benchmark submission.

Contents

1	Introduction	1	
2	Overview of Benchmarks and Testing Strategy	1	
3	Traffic Light Controller	3	
4	Armstrong Counter	3	
5	Differential Equations	4	
6	Elliptic Filter	4	
7	Kalman Filter	5	
8	Greatest Common Divisor	6	
9	Am 2901	6	
10	Am 2910	7	
11	Intel 8251	8	
12	Benchmark Guidelines 12.1 "Well-Known" HDL Description 12.2 Design Documentation, Assumptions, Simplifications 12.3 Simulation Vectors 12.4 Simulator Details 12.5 Synthesis Outputs	8 8 8 9 9	
13	Summary	9	
14	Acknowledgments	9	
15	References	10	
A	Appendix	10	
Li	ist of Figures		
	1 Status of HLSW92 Benchmarks	2	

1 Introduction

The benchmarking effort for High-Level Synthesis (HLS) began during the summer of 1987 when an informal benchmarking discussion was held at the 24th DAC. The urgent need for a set of benchmarks led to the HLSW 1988 Call for Participation stating: The objective of the workshop is to begin the development of a set of "high-level synthesis benchmarks" that can provide a means of comparing different synthesis systems and guide future work to include a complete range of digital circuits. This lead to the development of an informal set of benchmarks comprising different types of designs such as simple controllers, microprocessors, digital signal processing algorithms and other applications. These benchmarks were subsequently made available through the SIGDA benchmark repository maintained at mcnc.mcnc.org under the directories HLSynth89 and HLSynth91.

The old benchmark set was not very robust and had several shortcomings. They lacked documentation of design functionality, and more importantly, generally lacked typical simulation vectors that could be used to verify the "correctness" of the input HDL descriptions, as well as of the synthesized designs. ¹ However, we have reached a point of maturity in HLS where several researchers use the benchmarks for comparative evaluation of their results. These comparisons are often confusing and sometimes incorrect, due to the inherent ambiguity in the older set of benchmarks.

In this report, we attempt to rectify this situation by providing a set of sample benchmarks that include design documentation, typical design behaviors described as sample test vectors and expected outputs, and documentation of the testing strategy. The benchmarks are written using a common look-and-feel to maintain consistency across different designs. Although the benchmarks described here have been written in VHDL, we have attempted to organize them in a fairly HDL-independent format so as to facilitate greater usability through ease of translation to other HDLs.

This report concludes with some suggested guidelines for benchmark submission.

2 Overview of Benchmarks and Testing Strategy

This section briefly describes the current set of benchmarks, ² which consists of a set of nine designs as summarized in Table 1. These benchmarks vary in the level of design description (e.g., FSM, functional blocks, algorithms), the style of VHDL used as well as in the VHDL control features and data types exercised. Several benchmarks are derived from "familiar" designs used by HLS researchers in the past (e.g., Fifth-order wave elliptic filter and Diffeq). For each design, we have tried to provide documentation of the functionality and assumptions made in coding the VHDL description. The appendix of this report contains a listing of the VHDL behavioral descriptions.

For each benchmark description, we also provide a brief description of the testing strategy used to obtain the set of test patterns for the benchmark, documentation of the test vectors, as well as the actual test patterns and the expected outputs. While these patterns are certainly not exhaustive, we have attempted to provide tests that exercise typical behaviors of the design, with the hope that it will facilitate ease of translation to other HDLs (and other VHDL modeling styles) that are used by individual synthesis tools.

The test patterns for each benchmark can be viewed as "sanity-checks" that attempt to exercise typical behaviors of the benchmark without performing exhaustive testing. As a general testing strategy, we exercise each function of the benchmark, and try to stimulate these functions under

¹A notable exception was the set of Hardware-C descriptions that included sample test vectors and expected outputs.

²These benchmarks are available by anonymous ftp from mcnc.mcnc.org under pub/benchmark/HLSynth92 and from ics.uci.edu under pub/HLSynth92.

Figure 1: Status of HLSW92 Benchmarks

Design name	Design description	Design level	VHDL description style	Control feature	Data types	Test vectors
Traffic light controller	FSM	FSM beh.	1 Process	Nested Case, nested Ifs	Bit Vectors	23
Diffeq	Differential equation Solver	Algorithmic Beh.	1 Process	Embedded Loop, straight line code	Integers	12
Kalman filter	Digital Filter	Algorithmic Beh.	1 Process	Nested Loops, nested Ifs	Signed Integers, Arrays	8
Armstrong counter	Controlled Counter	Functional & Algorithmic Beh.	4 Process	Nested Ifs	Bit Vectors	24
Intel 8251	USART	Functional & Algorithmic Beh.	3 Process, 2 blocks	Nested Ifs, nested Case, nested Loops	Bit Vectors	> 20000
Am2901	Microprocessor Slice	Algorithmic Beh.	(a) 1 Process (b). 5 blocks	Case, Ifs	Bit Vectors	216
Am2910	Microprogram Address Sequencer	Functional & Algorithmic Beh.	(a) 1 Process (b) 5 blocks	Nested Ifs, Case	Bit Vectors	635
Ellipf	Digital Filter	Algorithmic Beh.	1 Process	straight line code	Bit Vectors	6
GCD	GCD Algorithm	Algorithmic Beh.	1 Process	Ifs Nested in loop	Bit Vectors	24

different combinations of inputs. For designs that are partitioned into components, we attempt to test each component in different modes with test vectors designed to detect "stuck-at-0" and "stuck-at-1" faults at various points in the hardware. The paths are also tested for "stuck-at-0" and "stuck-at-1" faults at any point on the path. In addition, we try to test some specified ports in both their complimentary forms (1 and 0) which is analogous to testing for "stuck-at" faults in the synthesized hardware.

3 Traffic Light Controller

Description

This benchmark describes a traffic light controller that regulates traffic at the intersection of a highway and a sideroad. The model is written such that the highway has priority over the side road. It uses a short timeout and a long timeout along with the traffic data on the side road to determine the length of time the traffic lights are in a particular state. The detailed functioning is described in [MeCo80].

Assumptions

The model assumes that some clocking signal is available to generate the timeout signals.

Testing Strategy

The tests consists of exercising paths to encompass all sequence of events. These tests ensure that all sequences of events behave in the predicted manner.

4 Armstrong Counter

Description

The Armstrong counter counts up or down till a prespecified external limit is reached. It operates with the Clock and Strobe signals acting as triggers.

The counting is done on the positive edge of clock. The decoding is performed on the positive edge of the strobe signal and the limit is loaded on a negative edge of Strobe signal.

If the counter reaches the limit, further counting is disabled till a new limit is loaded or the counter is cleared.

The benchmark was derived from the controlled counter description in [Arms89]

Caveats

The model does not support the behavior of the counter under these conditions:

• While the counter is counting towards the limit, the counting direction is changed. This means the counting should stop since the value now has crossed the limit in the direction of count;

however, the model does not support this behavior.

For example, let the counter's state be at 1 and counting-up, with the limit set at 7. If the count direction is now changed to downward count, the counter has already crossed the limit 7 during count down, so it should stop counting.

While the counter is counting towards the limit, the limit is changed so that the counter now
exceeds the limit. This means the counting should stop since the value now has crossed the
limit in the direction of count; however, the model does not support this behavior.

For example, let the counter's state be at 7 and counting-up with the limit set at 14. If the limit is now changed to 5, the counter has already crossed the limit 5 during count down, so it should stop counting.

Testing Strategy

The testing strategy consists of running a clock process and a counter testing process. The types of tests include performing a complete count-up and count-down sequence and also testing whether the limit function works while performing the count-up and count-down.

5 Differential Equations

Description

This benchmark provides the hardware description for a small fixed-point calculation loop. The algorithm tries to numerically solve the equation

$$y'' + 3xy' + 3y = 0$$

Here, u is assumed to represent dy/dx or y'. dx is approximated as x1 - x. Similarly, dy = y1 - y and du = u1 - u. The value 'a' provides the number of times the numerical loop is executed. u1, x1 and y1 represent the new values of u, x and y. Thus, x1 = x + dx, y1 = udx + y, u1 = u - 3xudx - 3ydx. The behavior executes by loading the initial values of x, y, u, dx, and a.

This benchmark was derived from [BrGa87].

Testing Strategy

For this benchmark, the tests include checking the execution of the loop a desired number of times and checking for overflow on the outputs. We also check for correct operation under different conditions such as when the inputs are zeroes or negative numbers.

6 Elliptic Filter

Descriptions

The elliptic filter belongs to the class of Infinite Impulse Response (IIR) filters, where the filter's response to an impulse input remains non-zero till infinite time in a theoretical sense. The particular

filter we deal with here is a low pass filter, meaning that it filters off frequencies higher than a certain limit, called the cut-off frequency.

This filter design description is composed of a basic block of several arithmetic operations, and has long been a popular benchmark for comparing the results of scheduling. The benchmark derived from descriptions in [KuWK85] and [Orch90].

Testing Strategy

The functional testing of the elliptic filter is usually done with a 'delta' function, the rough approximation of which in the digital domain is a vector that is '1' in the first instance, and is '0' for all other states. The corresponding output has to be tested by substituting the vector in the z-transform of the state equation.

The vectors were derived heuristically, according to standard practices used in such cases. We consider vectors that are all similar (say all 0's and all 1's), vectors that have different combinations of even and odd numbers as current state vectors, and vectors that are powers of 2.

7 Kalman Filter

Description

The purpose of the Kalman filter is to predict the state vector of a system from a set of observed quantities. The dimensionality of the state vector is larger than that of the measurements. The imbalance is remedied by using many successive data observations in the prediction process.

The operation of the Kalman filter chip is as follows: First a set of coefficient matrices is downloaded into the chip. Once this is completed, the chip enters its control loop. Within this loop, four steps are repeated indefinitely. First, 13 measurements "y" are read into the chip. Second, the state vector "x" (of dimension 16) is estimated. This involves multiplication by a 16x16 matrix, multiplication by a 16x13 matrix, and numerical integration using the previous state estimate. Third, the control output vector "v" (of dimension 4) is computed from the state estimate. This involves multiplication by a 4x16 matrix. Fourth, the control vector "v" is output from the chip.

The Kalman filter model was derived from [Newt92].

Assumptions

The Kalman filter requires negative numbers to control its feedback. The highest negative number is two to the fifteen. Also, coefficients below unity are required to ensure that feedback does not cause the numbers to blow up. Hence, all inputs numbers have been multiplied by 1024, that is pitched 10 binary places above unity.

Testing Strategy

We start off the testing process by loading the constant matrices A, G and K. There exists 2 types of test sequences. Four different run of test vectors was followed by a run of four identical inputs. This is done to demonstrate the convergence of the state vector estimation process. We have also included some sanity check vectors.

Complete details of the testing strategy can be obtained in [Newt92].

8 Greatest Common Divisor

Description

The gcd model described in this example consists of two 8-bit input ports, one 8-bit output port, and a one-bit input port that enables the gcd model when the value is low.

The gcd model can be enabled by setting rst='0'. The output ou will be evaluated as gcd(xi, yi) based on the input values of xi and yi. If rst='1', then the output will be evaluated to be "00000000". This algorithm is derived from [BrBr].

Testing Strategy

All possible paths in this benchmark are tested. The test types include checking when the input numbers are multiples, and when the numbers are not multiples of each other. The other sets of tests include the case when the input numbers are large.

9 Am 2901

Description

Am2901 is a four-bit microprocessor slice (from Advanced Micro Devices Inc.) It can be described either using functional blocks or by its behavior.

Its main functional blocks are as follows:

- 16-word by four bit two port RAM, with an up/down shifter at the input.
- A register (called Q) with an up/down shifter at the input
- An ALU source selector which select two inputs out of, Port A of RAM, Port B of RAM, Q register output, External data input and Logical 0
- A 4-bit ALU, capable of performing arithmetic and logical functions on the selected source words.
- A destination selector which decides whether to load the ALU output (with or without shifting) into the RAM, whether to load the ALU output (with or without shifting) or the Q register contents (with shifting) into the Q register OR whether the ALU output or the Port A contents should be forwarded to the External data output.

The behavior description of 2901 consists of a VHDL process that has three case statements corresponding to ALU operand selection, ALU function selection and ALU destination and data-output selection.

In the model, data is first read into "A" and "B" from the RAM words addressed by Aadd and Badd. Then the ALU operands are selected. The ALU does computation on these operands. After

that, the destination selector decides whether and how to write the ALU results to the RAM and Q register.

The complete details of the function of this design can be found in [AMDe82]. Further details of the model can be found in [Ghos92].

Testing Strategy

There are two types of paths in this design. One path starts at some register (or external data input), goes through the ALU and ends at a register. The other path starts at a register, goes via the ALU and ends at a RAM. Each of these paths tests a different ALU source line.

Further details of the test patterns can be found in [Ghos92].

10 Am 2910

Description

The Am2910 is a microprogram address sequencer intended for use in high-speed microprocessor applications [AMDe89].

The Am2910 has a four-input multiplexor that is used to select either the register/counter (R), direct data input (D), microprogram counter (uPC) or the top of stack (TOS) as the source of the next microinstruction address.

The register/counter performs the operations of load or decrement. The microprogram counter is used when incrementing needs to be performed, to execute sequential microinstructions. The third source for the multiplexor is the direct (D) input. This source is used for branching. The fourth source available at the multiplexor input is the top of the stack which is used to provide return address linkage when executing microsubroutines or loops.

The device provides three-state Y outputs. These can be particularly useful in designs requiring automatic checkout of the processor. The microprogram sequencer outputs can be forced into high-impedance state, and pre-programmed sequences of microinstructions can be executed via external access to the address lines.

The detailed model is described in [Ghos92].

Testing Strategy

In testing the Am2910 models, the overall strategy adopted is to test each "hardware" component (e.g. stack, register/counter etc.) using sequences of test vectors.

Because the components are not being tested in isolation, we need to set up input values at input ports of the chip and propagate them to the input of that component. Also, the output of a component has to be propagated to the output ports of the chip.

Further details of the test patterns can be obtained in [Ghos92].

11 Intel 8251

Description

The Intel 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communication with Intel's microprocessor families described in [Inte81]. It is used as a peripheral device and is programmed by the CPU to operate using many serial data transmission techniques.

The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream. It accepts serial data streams and converts them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the status of the USART at any time.

The complete functional definition of the 8251 is programmed by the system's software. A set of control words must be sent out by the CPU to initialize the 8251 to support the desired communication format. These words must immediately follow a reset (internal/external).

The VHDL model consists of three major processes "main", "receiver" and "transmitter". The model describes how each of the above process handle the various mode words namely, Synchronous mode word, Asynchronous mode word Command word, and Status Word.

It also describes the operation in the following modes, Asynchronous Mode (Transmission), Synchronous Mode (Transmission), Asynchronous Mode (Receive) and the Synchronous Mode (Receive).

Further details regarding the model can be obtained from [Ghos92].

Testing Strategy

In testing the functionality of the 8251, we mainly concentrate on testing its main operational modes, Synchronous transmission, Asynchronous transmission Synchronous receive (External Synchronization), Synchronous receive (Internal Synchronization) and Asynchronous receive.

Further details regarding the test patterns can be obtained from [Ghos92].

12 Benchmark Guidelines

In this section, we suggest some guidelines for the submission of new benchmarks. This is a first step towards introducing more rigor in the benchmarking process, and towards the creation of a robust set of benchmark examples for testing High-Level Synthesis tools and systems.

12.1 "Well-Known" HDL Description

The design must be described using a "well-known" HDL which has a publicly available LRM, and which has a publicly available simulator. Sample HDLs that fit this criterion include VHDL, Verilog and Hardware-C.

The HDL description must be liberally commented to allow readability.

12.2 Design Documentation, Assumptions, Simplifications

The source of the design information should be specified (e.g., data sheet, initial design spec., etc.).

A description of the design's functionality (using English, flowcharts, block diagrams, etc.) must accompany the HDL description.

All assumptions and simplifications made in writing the HDL model must be clearly stated.

12.3 Simulation Vectors

A set of input and expected output functional test vectors must accompany the HDL description for simulating typical operational behaviors of the design. These test vectors are not designed to exhaustively test the design. Instead, they give some level of confidence in the behavioral HDL model, and allow translation and validation of the model into another HDL or description style.

The test vectors must also be accompanied by a (English) description of what functionality is being tested.

The input and expected output vectors should be described in a generic format that allows ease of use in different simulation environments. A brief description of the test vector format must accompany the test vector set.

12.4 Simulator Details

Each benchmark design must indicate the name, version, and availability (where appropriate) of the simulator used to test the design.

12.5 Synthesis Outputs

The outputs of synthesis tools must be simulated using the same simulator and test vectors used to check the behavior of the input description.

13 Summary

This report presented the status of, and briefly described the benchmark set developed for the Sixth International Workshop on High-Level Synthesis. Several researchers are in the process of contributing more benchmarks; these will be placed in the HLSW92 benchmark repositories both at MCNC and at U.C. Irvine, as soon as they are complete. We will periodically provide updates on the status of benchmarks through the High-Level Synthesis Workshop electronic mailing list.

We are actively soliciting (new or old) benchmarks that follow the suggested guidelines, and ask that you help us create a more comprehensive set of benchmarks by providing design examples.

In conclusion, it should be noted that this is still a preliminary effort in standardizing the benchmarks for High-Level Synthesis. We have yet to resolve several difficult issues, including a standard mechanism for specifying timing and other constraints in the test data sets. We look forward to receiving feedback, comments, suggestions and criticisms.

14 Acknowledgments

We would to thank the following people for their help in benchmark preparation: Indraneel Ghosh (Am2901, Am2910, I8251), Ted Lee (Greatest Common Divisor), D. Sreenivasa Rao (Elliptic Filter) and Joe Lis (Differential Equations, Armstrong Counter). We are grateful to Prof. Daniel Gajski for

his constant encouragement, support and suggestions in this effort. We would also like to thank Prof. Fadi Kurdahi for his support of this activity. This work was supported in part by NSF grants MIP 9009239 and MIP 8922851.

15 References

[AMDe82] Advanced Micro Devices, Inc, "Am2901 Four-Bit Bipolar Microprocessor Slice," 1982.

[AMDe89] Advanced Micro Devices, Inc, "Am2910 Microprogram Controller," 1989.

[Arms89] James Armstrong, "Chip-level Modeling with VHDL," Prentice Hall 1989.

[BrBr] Gilles Brassard and Paul Bratley, "Algorithmics Theory and Practice" Prentice Hall 1988.

[BrGa87] F.D.Brewer and D.D Gajski, "Knowledge Based Control in Micro-Architecture Design," Proceedings of 24th DAC, 1987.

[Ghos92] Indraneel Ghosh, "High-level Modeling of Standard Parts in VHDL," M.S Thesis, Dept. of Electrical and Computer Engg., University of California at Irvine, June 1992.

[Inte81] Intel Corporation, "Peripheral Design Handbook," 1981.

[KuWK85] S.Y. Kung, H.J. Whitehouse and T. Kailath, "VLSI and Modern Digital Signal Processing," Prentice Hall 1985, pp. 258-264.

[MeCo80] Carver Mead and Lynn Conway, "Introduction to VLSI Systems," Addison-Wesley 1980.

[Newt92] Cleland Newton, "A Synthesis Process Applied to the Kalman Filter Benchmark," Manuscript provided by Cleland Newton, DRA Malvern, UK.

[Orch90] H. J. Orchard, "Adjusting the Parameters in Elliptic-Function Filters," IEEE Trans CAS, vol 37, no 5, May 1990.

A Appendix

The VHDL models for all the benchmarks are shown below.

```
-- Traffic Light Controller (TLC)
 -- Source: Hardware C version written by Havid Ku on June 8, 1988 at Stanford
-- Source: Hardware C version written by Navio and Shi Sandan,
-- VHDL Benchmark author Champaka Ramachandran
University Of California, Irvine, CA 92717
-- champaka@balboa.eng.uci.edu
---
-- Developed on Aug 11, 1992
-- Verification Information:
-- Verified By whom? Date
-- Syntax yes Chumpuku Hamuchundran Aug 11, 92
-- Functionality yes Chumpuku Hamuchundran Aug 11, 92
                                                                                                                           Simulator
entity TLC is
               port (
                       Cars: in BIT;
TimeoutL: in BIT;
TimeoutS: in BIT;
TimeoutS: in BIT;
StartTimer: out BIT;
HiWay: out BIT_VECTOR(2 downto 0);
FarmL: out BIT_VECTOR(2 downto 0);
state: out BIT_VECTOR(2 downto 0):= *111*
);
end TLC;
architecture TLC of TLC is
begin
traffic:process
    variable newstate, current_state : BIT_VECTOR(2 downto 0) := *111*;
variable newsT : BIT_VECTOR(2 downto 0 );
variable newsT : BIT;
      current_state := newstate;
 -- combinational logic to determine nextstate
      case current_state is
        when *000* => newHL := *100*; newFL := *110*;
if (Cars = '1') and ("Fimeout, = '1') then
newstate := *100*; newST := '1';
else
    newstate := *000*; newST := '0';
end if;
         when '100' => newHi := '010'; newFi := '110';
if (TimcoutS = '1') then
newState := '010'; newST := '1';
else
                                                       newstate := "110"; newS'l' := '0';
                                         newill. := "110"; newi'l. := "100";
    if (Cars = '0') or (TimcoutL = '1') then
        newstate := '110"; newST := '1';
         when *010* =>
                                                   else
                                                       newstate := "010"; newS'l' := '0';
                                                   end if;
         when '110' => newill, := '110'; newi'l, := '010';
if ("rimeoutS = '1') then
newstate := '000'; newS'!' := '1';
clsc
                                                   newstate := "110"; newST := '0';
end if;
         when "111" =>
                                                   newstate := "000";
new|||. := "000";
new|||. := "000";
newsT := '0';
         when others =>
         end case:
    state <= newstate;
HiWay <= newHL;
Farm! <= newFl;
StartTimer <= newST;
wait for 10 ns;
end process traffic ;
end TLC;
```

```
-- Controlled Counter Benchmark
 -- Source: *Chip Level Modeling with VHIII.* by Jim Armstrong (Prentice-Hall 1989)
                                                                                                            end ARMS COUNTER:
       Copyright (c) by Joe Lis 1988
-- Modified by : Champaka Ramachandran on Aug 24th 1992
-- Verification Information:
                       Verified By whom?
                                                                   Date
                                                                                 Simulator
     Syntax yes
Functionality yes
                              Champaka Ramachandran 24/8/92
Champaka Ramachandran 24/8/92
use work.BIT FUNCTIONS.all:
entity ARMS_COUNTER is port (
          (
CLK: in BIT;
STRH: in bit;
CON: in BIT_VECTOR(1 downto 0);
DATA: in BIT_VECTOR(3 downto 0);
COUT: out BIT_VECTOR(3 downto 0));
end ARMS_COUNTER;
-- VSS: design_style behavioural
architecture ARMS_COUNTER of ARMS_COUNTER is
   signal ENIT, RENIT: BIT;
signal EN: BIT';
signal CONSIG, LIM: BIT_VECTOR(3 downLo 0);
signal CNT : BIT_VECTOR(3 downLo 0);
begin
----- The decoder -----
DECODE: process (STRB, RENIT)
variable CONREG: BIT_VECTOR(1 downto 0) := *00*;
begin
  if (STRB = '1') and (not STRB'STABLE) then
CONREC := CON;
     case CONREG is

when *00° => CONSIG <= *0001';

when *01° => CONSIG <= *0010';

when *10° => CONSIG <= *0100'; ENIT <= '1';

when *11' => CONSIG <= *1000'; ENIT <= '1';

when others =>
     end case;
   end if; -- Rising edge of STRB
  if (RENIT = '1') and (not RENIT'STABLE) then ENIT <= '0';
end process DECODE;
The limit loader
LOAD_LIMIT: process (STRB)
  if (CONSIC(1) = '1') and (not STRB'STABLE) and (STRB = '0') then LIM <= DATA; end if;
end process LOAD_LIMIT;
----- The counter
CTR: process (CONSIG(0), EN, CLK)
variable CNTE : BIT := '0':
begin
  if (CONSIG(0) = '1') and (not CONSIG(0)'STABLE) then CNT <= *0000*; end if;
  if (not EN'STABLE) then
if (EN = '1') then
  CNTE := '1';
  clsc

CNTE := '0';

end if;

end if;
 if (not CLK'STABLE) and (CLK = '1') and (CNTE = '1') then
  if (CONSIG(2) = '1') then
    CNT <= CNT + "0001";
elsif (CONSIG(3) = '1') then
    CNT <= CNT - "0001";
end if;
end if;</pre>
end process CTR;
----- The comparator ------
LIMIT_CHK: process (CNT, ENIT)
  RENIT <= '0';
end if;
end if;
  if (EN = '1') and (CNT = LIM) then
    EN <= '0';
end if;</pre>
```

```
-- Differential Equation Benchmark
-- Source: Adapted from example in paper
-- 'HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis'
by P. Paulin, J. Knight and E. Girczyc
-- 23rd DAC, June 1986, pp. 263-270
 -- Benchmark author: Joe Lis
Copyright (c) 1989 by Joe Lis

-- Modified by Champaka Ramachandran on Aug 17th 1992

-- Verification Information:
       Verified By whom? Date Simulator

Syntax yes Champaka Ramachandran 17th Aug 92 ZYCAD

Functionality yes Champaka Ramachandran 17th Aug 92 XYCAD
entity diffeq is
port (Xinport: in integer;
Xoutport: out integer;
DXport: in integer;
Aport: in integer;
Yinport: in integer;
Youtport: out integer;
Uinport: in integer;
Unutport: out integer;
Coutport: out integer;
Coutport: out integer);
end diffeq;
 --VSS: design_style BEHAVIORAL
architecture diffeq of diffeq is
begin
P1 : process (Aport, DXport, Xinport, Yinport, Uinport)
      variable x_var,y_var,u_var, a_var, dx_var: integer ;
variable x1, y1, t1,t2,t3,t4,t5,t6: integer ;
begin
     x_var := Xinport; a_var := Aport; dx_var := DXport; y_var := Yinport; u_var :
      while (x_var < a_var) loop
            L1 := u_var * dx_var;

t2 := 3 * x_var;

t3 := 3 * y_var;

t4 := t1 * L2;

t5 := dx_var * L3;

t6 := u_var - t4;
             u_var := t6 - t5;
y1 := u_var * dx_var;
y_var := y_var + y1;
x_var := x_var + dx_var;
       end loop;
    Xoulport <= x_var;
Youlport <= y_var;
Uoutport <= u_var;
 end process P1;
end diffeq;
```

```
Elliptical Wave Filter Henchmark

-- VHDL Benchmark author: D. Sreenivasa Rao
-- University Of California, Irvine, CA 92717
-- dsrébalboa.eng.uci.edu, (714)856-5106
-- Developed on 12 September, 1992
         -- Verification Information:
   -- Verification Information:
-- Verified
-- Syntax yes
-- Punctionality yes
                                                                                                                                                                                                                                                                                                                                                                                      Date
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Simulator
                                                                                                                                                                                                                                 By whom?
                                                                                                                                                                                                                                                                                                                                                                                   09/12/92
                                                                                                                                                                                                                            DSR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         NYCAD
                                                                                                                                                                                                                                                                                                                                                                                   09/12/92
    --use std.std_logic.all;
use work.bit_functions.all;
entity ellipf is
   port ( inp : in BIT_VECTOR(15 downto 0);
      outp : out BIT_VECTOR(15 downto 0);
      sv2, sv13, sv18, sv26, sv31, sv38, sv39 :
            in BIT_VECTOR(15 downto 0);
            sv2_o, sv13_o, sv18_o, sv26_o, sv33_o, sv38_o, sv39_o :
            out bit_vector(15 downto 0));
      architecture ellipf of ellipf is
      process (inp, sv2, sv13, sv18, sv26, sv33, sv38, sv39)
                                constant m1, m2, m3, m4, m5, m6, m7, m8 : integer := (1,1,1,1,1,1,1,1);
variable n1, n2, n3, n4, n5, n6, n7 : BIT_VECTOR(15 downto 0);
variable n8, n9, n10, n11, n12, n13 : BIT_VECTOR(15 downto 0);
variable n14, n15, n16, n17, n18, n19 : BIT_VECTOR(15 downto 0);
variable n20, n21, n22, n23, n24, n25 : BIT_VECTOR(15 downto 0);
variable n26, n27, n28, n29 : BIT_VECTOR(15 downto 0);
constant i : integer := (1);
       -- constant i : interest in the constant i : interest in the constant i : interest in the constant in the cons
                             n19 := n9 + n16;
n20 := n16 + sv39;
n21 := n17 ;
n22 := n18 + sv18;
n23 := sv38 + n19;
n24 := n20;
n25 := inp + n21;
n26 := n22;
n27 := n23;
n28 := n26 + sv18;
n29 := n27 + sv38;
sv2_o <= n25 + n1b;
sv13_o <= n17 + n28;
sv18_o <= n29;
sv38_o <= n9 + n11;
sv38_o <= n9 + n11;
sv38_o <= n19 + n29;
sv38_o <= n19 + n29;
sv39_o <= n16 + n24;
outp <= n24;
ord LoOO;
d process;
         end process;
    end ellipf;
```

--configuration cllipcon of cllipf is -- for cllip_bch -- end for; --end ellipcon;

```
if (Cexec = '1') then
Output_Vector0 <= V(0);
Output_Vector1 <= V(1);
Output_Vector2 <= V(2);
Output_Vector3 <= V(3);
ond if:</pre>
   -- Kalman Filter Benchmark
   -- Source: Adupted from the puper
-- A Synthesis Process applied to the Kalman Filter BEnchmark*
-- by Cleland.O.Newton, DRA Malvern, UK
-- III.SW-92
                                                                                                                                                            end if;
                                                                                                                                                         end process P1;
   --- ∀ VHDL Benchmark author: Champaka Ramachandran on Aug 18th 1992
                                                                                                                                                         end KALMAN;
   -- Verification Information:
                                                          By whom?
                                     Verified
                                                                                                  Date
                                                                                                                         Simulator
          Syntax yos Champaka Ramachandran 18th Aug 92
Functionality yes Champaka Ramachandran 18th Aug 92
                                                                                                                           ZYCAD
   use work.BIT_FUNCTIONS.all;
 entity KAIMAN is
port (Input_Vector: in BIT_VECTOR (15 downto 0);
Addr : in integer;
Cexec : in BIT;
Vector_type : in BIT_VECTOR (2 downto 0);
Output_Vector0 : out BIT_VECTOR (15 downto 0);
Output_Vector1 : out BIT_VECTOR (15 downto 0);
Output_Vector2 : out BIT_VECTOR (15 downto 0);
Output_Vector3 : out BIT_VECTOR (15 downto 0);
end KAIMAN;
  -- VSS: design_style BEHAVIORAL
 architecture KALMAN of KALMAN is
   P1 : process (Addr, Cexec)
   type Memory is array (integer range <>) of BIT_VECTOR (15 downto 0);
       variable A, K : Memory (255 downto 0); -- Constant variable G : Memory (63 downto 0); -- Constant variable Y : Memory (15 downto 0); -- Input vector variable X : Memory (15 downto 0); -- State vector variable V : Memory (3 downto 0); -- output vector variable i, j, index : integer; variable temp : BIT_VECTOR (15 downto 0);
  begin
   -- Loading coefficient array A, C and K and input vector Y
     case Vector_type is
   -- load A matrix which is 16x16 and is upper diagonal when *001* => A(Addr) := Input_Vector;
        load K matrix which is 16x13, but is padded with 0s to make it 16x16 when *010* => K(\wedge ddr) := Input_Vector;
         Load G matrix which is 4x16
when "011" => G(Addr) := input_Vector;
         Load Y matrix which is 1x13 and is the input vector and is padded with 0s
         to make it 1x16 when *100* =>
                                                       Y(Addr) := Input_Vector;
           when others =>
     End case;
   -- Initializing state Vector X
      if (Cexec = '1') then
         (Cexec = '1') then
i := 0;
while (i < 16) loop
  X(i) := *000000000000000000;
i := i + 1;
end loop;</pre>
      end if;
     if (Cexec = '1') then
i := 13;
while (i < 16) loop
Y(i) := *00000000000000000;
i := i + 1;
end loop;</pre>
      end if:
   -- Computing state Vector X
      if (Cexec = '1') then
         i := 0;
while (i < 16) loop
j := 0;
tomp := *000000000000000*;
            while (j < 16) loop
index := i * 16 + j;
temp := A(index) * X(j) + K(index) * Y(j) + temp;
j := j + 1;
end loop;</pre>
         X(i) := Lemp;
i := i + 1;
end loop;
     end if;
   -- Computing output Vector V
      if (Cexec = '1') then
              = 0;
         while (i < 4) loop
j := 0;
            temp := "000000000000000000000";
            while (j < 16) loop
  index := i * 16 + j;
  temp := G(index) * X(j) + temp;
  j := j + 1;
end loop;</pre>
            V(i) := temp * Y(i+1);
i := i + 1;
     end loop;
end if;
-- Output Vector V
```

```
-- GCD factorization Benchmark
-- Source: *Algorithmics by Brassard and Bradley *
-- VHDL Benchmark author: Champaka Ramachandran on Sept 11 1992
-- Verification Information:
-- Verified By whom? Date
-- Syntax yes Champaka Ramachandran 11th Sept 92
-- Functionality yes Champaka Ramachandran 11th Sept 92
                                                                                                           Simulator
use work.BIT_FUNCTIONS.all;
entity GCD is
port (X, Y
Reset
                                   : in bit_voctor(7 downto 0);
: in bit;
: out bit_vector(7 downto 0));
            gcd_output
end GCD;
architecture GCD of GCD is begin
process(X, Y, Reset)
variable xvar,yvar : bit_vector (7 downto 0);
variable resetvar : bit;
variable compare_var : bit_vector (1 downto 0);
   xvar := X;
yvar := Y;
resetvar := Reset;
  if (xvar = *00000000*) then
  gcd_output <= *000000000*;
end if;</pre>
  if (yvar = *00000000*) then
  gcd_output <= *000000000*;
end if;</pre>
-- The GCD factorization takes place only if Reset = 0
  if (resetvar = '0') and (xvar /= *00000000*) and (yvar /= *00000000*) then
      compare_var := COMPARE(xvar, yvar);
-- If compare returns 11 then inputs are equal
-- If compare returns 10 then xvar > yvar
-- If compare returns 01 then xvar < yvar
      while (compare_var /= "11") loop
-- Loop till the numbers are equal
        if (compare_var = *01*) then
  yvar := yvar - xvar;
else
  xvar := xvar - yvar;
ond if;
         compare_var := COMPARE(xvar, yvar);
      end loop;
      gcd_output <= xvar;</pre>
  eise
  gcd_output <= *000000000*;
end if;</pre>
end process;
end GCD;
```

```
R_ext := '0' & RE;
S_ext := '0' & RE;
S_ext := '0' & R;
result := not(R_ext xor S_ext);
when others =>
 --
-- Source: AMI) data book
                                                                                                                                                                 end case;
-- VHDL Benchmark author Indrancel Chosh
                                            University Of California, Irvine, CA 92717
                                                                                                                                                  -- EVALUATE OTHER ALU OUTPUTS.
                                                                                                                                                        FROM EXTENDED OUTPUT 'result' ( 5 BITS), WE OBTAIN THE NORMAL ALU OUTPUT, 'F' (4 BITS) BY LEAVING OUT THE MSB ( WHICH CORRESPONDS TO CARRY-OUT 'C4').
-- Developed on Jan 1, 1992
-- Verification Information:
                                                      By whom?
                                                                                                                   Simulator
                                  Verified
                                                                                            Date
                                                                                                                                                         TO FACILITATE COMPUTATION OF CARRY LOOKAHEAD TERMS 'Pbar' AND 'Gbar', WE COMPUTE INTERMEDIATE TERMS 'temp_p' AND 'temp_g'.
      Syntax yes Champaka Ramachandran Sept19, 92
Punctionality yes Champaka Ramachandran Sept19, 92
                                                                                                                     ZYCAD
                                                                                                                     ZYCAD
                                                                                                                                                                C4 <= result(4)
use work.TYPES.all;
use work.MVI.7_functions.all; -- some MVI.7 functions
use work.synthesis_types.all; -- some data types ( hints for synthesis)
entity a2901 is
              port (
                           I: in MVI.7_vector(8 downto 0);
Aadd, Badd: in integer range 0 to 15;
D: in MVL7_vector(3 downto 0);
Y: out MVL7_vector(3 downto 0);
RAMO, RAM3, 00, 03: inout MVI.7;
CI.K: in clock;
C0: in MVL7;
CEbar: in MVL7;
C4, Gbar, Pbar, OVR, F3, F30: out MVI.7);
C1;
                                                                                                                                                                F3 <= result(3);
F30 <= not( result(3) or result(2) or result(1) or result(0) );
                                                                                                                                                  -- GENERATE INTERMEDIATE OUTPUT 'dout' AND BIDIRECTIONAL SHIFTER SIGNALS.
                                                                                                                                                  -- WRITE TO DESTINATION(s) WITH/WITHOUT SHIFTING. RAM DESTINATIONS ARE -- ADDRESSED BY *Badd*.
end a2901;
architecture a2901 of a2901 is
                                                                                                                                                               case I(8 downto 6) is

when "000" =>
dout := F;
Q := F';
Q0 <= 'Z';
Q3 <= 'Z';
RAM0 <= 'Z';
RAM3 <= 'Z';
                                                                                                                                                                                                                                  -- INTERMEDIATE OUTPUT
-- WRITE TO DESTINATION
                           variable A, B: MVI/T_vector(3 downto 0);
variable RAM : Memory(15 downto 0);
variable Q: MVL/T_vector(3 downto 0);
variable RE, S: MVL/T_vector(3 downto 0);
variable F: MVI/T_vector(3 downto 0);
variable dout : MVI/T_vector(3 downto 0);
variable R_ext,S_ext,result : MVL/T_vector(4 downto 0);
variable temp_p, temp_g : MVL/T_vector(3 downto 0);
                                                                                                                                                                     when *001* =>
                                                                                                                                                                                            dout := F;
Q0 <= 'Z';
Q3 <= 'Z';
RAMO <= 'Z';
RAM3 <= 'Z';
          wait until ( (clk = '0') and (not clk'stable) );
                                                                                                                                                                     when *010* =>
          A := RAM(Aadd); -- RAM OUTPUTS ( ADDRESSED BY Aadd AND Badd ) ARE B := RAM(Badd); -- MADE AVAILABLE TO ALU SOURCE SELECTOR
                                                                                                                                                                                            dout := A;

RAM(Badd) := F;

Q0 <= 'Z';

Q3 <= 'Z';
-- SELECT THE SOURCE OPERANDS FOR ALU. SELECTED OPERANDS ARE "RE" AND "S".
                                                                                                                                                                                             RAMO <= 'Z'
RAM3 <= 'Z'
          case I(2 downto 0) is when *000* =>
                                          RE := A
S := O;
                                                                                                                                                                      when "011" =>
                                                                                                                                                                                            dout := F;
RAM(Badd) := F;
Q0 <= 'Z';
                   when "001" =>
                                         RE := A;
                                                                                                                                                                                            Q3 <= '%';
RAM0 <= '%';
RAM3 <= 'Z';
                                         S := B;
                   when *010* =>
                                         RE := "0000";
S := Q;
                   when '011' =>
                                                                                                                                                                                            dout := F;
RAM(Badd) := RAM3 & F(3 downto 1);
Q := Q3 & Q(3 downto 1);
Q3 <= 'X';
RAM3 <= 'Y';
RAM3 <= F(0);
-- SHIFTER SIG</pre>
                                          RE := "0000";
S := B;
                   when "100" =>
                                         RE := "0000";
S := A;
                  when *101* =>
RE := D;
                                                                                                                                                                                                                                  -- SHIFTER SIGNALS
                                                                                                                                                                                            Q0 <= Q(0)
                                                                                                                                                                    S := A;
when *110* =>
RE := D;
S := Q;
when *111* =>
RE := D;
S := *0000*;
                   when others =>
        end case:
                                                                                                                                                                                            dout := F;
RAM(Badd) := F(2 downto 0) & RAM0;
Q := Q(2 downto 0) & Q0;
Q0 <= 'Z';
RAM0 <= 'Y';
RAM3 <= F(3);</pre>
-- SELECT THE FUNCTION FOR ALU.
        TO FACILITATE COMPUTATION OF CARRY-OUT "C4", WE EXTEND THE CHOSEN ALU OPERANDS "RE" AND "S" (4 BIT OPERANDS) BY 1 BIT IN THE MSB POSITION.
        THUS THE EXTENDED OPERANDS 'R_EXT' AND 'S_EXT' (5 BIT OPERANDS) ARE FORMED AND ARE USED IN THE ALU OPERATION. THE EXTRA BIT IS SET TO '0' INITIALLY. THE ALU'S EXTENDED OUTPUT ( 5 BITS LONG) IS 'result'.
                                                                                                                                                                                            03 <= 0(3)
                                                                                                                                                                     when '111' => dout
        IN THE ADD/SURTRACT OPERATIONS, THE CARRY-INPUT "CO" (1 BIT) IS EXTENDED BY 4 BITS ( ALL 'O') IN THE MORE SIGNIFICANT BITS TO MATCH ITS LENGTH TO THAT OF "R_ext" AND "S_ext". THEN, THESE THREE OPERANDS ARE ADDED.
                                                                                                                                                                                            dout := F;
RAM(Badd) := F(2 downto 0) & RAM0;
Q0 <= 'Z';
Q3 <= 'X';
RAM0 <= 'X';
RAM3 <= F(3);</pre>
        ADD/SUBTRACT OPERATIONS ARE DONE ON 2'S COMPLEMENT OPERANDS.
             case I(5 downto 3) is when "000" =>
                                         >
R_ext := '0' & RK;
S_ext := '0' & S;
rcsult := R_ext + S_ext + (*0000* & C0);
                                                                                                                                                                end case;
                                                                                                                                                  -- GENERATE DATA OUTPUT "Y" FROM INTERMEDIATE OUTPUT "dout".
                   when '001' =>
                                         R_ext := '0' & not(RE);
S_ext := '0' & S;
result := R_ext + S_ext + (*0000* & C0);
                                                                                                                                                                if (OEbar = '0') then
                                                                                                                                                                         <= dout;
                                                                                                                                                               clsc
Y <= "XXXX";
                   when *010* =>
                                         R_ext := '0' & RE;
S_ext := '0' & not(S);
result := R_ext + S_ext + (*0000* & C0);
                                                                                                                                                                end if;
                   when '011' =>
                                                                                                                                                     end process;
                                         P_oxt := '0' & RE;
S_ext := '0' & S;
result := R_ext or S_ext;
                                                                                                                                                 end a2901;
                   when '100' =>
                                         P_ext := '0' & RE;
S_ext := '0' & S;
result := R_ext and S_ext;
                   when '101' =>
                                         P_oxt := '0' & RE;
S_ext := '0' & S;
result := not(R_ext) and S_ext;
                   when "110" =>
                                         >
R_cxt := '0' & RE;
S_exL := '0' & S;
result := R_exL xor S_exL;
```

```
kE := D;
end if;
                                                                                                                                                                                                                     uPC := Y_Lemp + (*00000000000 & C1);
  -- Source: AMI) data book
                                                                                                                                                                                                                     MAP_BAR <= '1';
VECT_BAR <= '1';
PL_BAR <= '0';
  -- VHDL Benchmark author Indrancel Chosh
                                                       University Of California, Irvine, CA 92717
 -- Developed on Feb 19, 1992
                                                                                                                                                                                                               when '0100' =>
                                                                                                                                                                                                                                                                                       -- PUSH instruction
                                                                                                                                                                                                                      Y_temp := uPC;
 -- Verification Information:
                                                                                                                                                                                                                     if ( FAIL = '0') or (RLD_BAR = '0') then
    RE := D;
end if;
                                          Verified
                                                                         By whom?
-- Syntax yes Champaka Ramachandran Sopti7, 92
-- Punctionality yes Champaka Namachandran Septi7, 92
                                                                                                                                                  ZYCAD
                                                                                                                                                                                                                     if (SP /= 5) then
    SP := SP + 1;
end if;
                                                                                                                                                                                                                                                                             -- PUSH
                                                                                                                                                  NYCAD
use work.types.all;
use work.MVI/7_functions.all;
use work.synthesis_types.all;
                                                                                                                                                                                                                     STACK(SP) := uPC;
                                                                                                                                                                                                                     uPC := Y_temp + (*00000000000 & CI);
entity AM2910 is
                                                                                                                                                                                                                     MAP_BAR <= '1';
VKCT_HAR <= '1';
PL_BAR <= '0';
                T: in MVL/_VECTOR(3 downto 0); -- 2910 instruction

CCEN_BAR: in MVL/; -- condition code enable input bit

CC_BAR: in MVL/; -- condition code input bit

CC_BAR: in MVL/; -- condition code input bit

-- carry in

-- clock

D: in MVL/; -- carry in

-- clock

-- clock

-- clock

-- direct inputs

-- condition code input bit

-- clock

-- clock

-- clock

-- clock

-- direct inputs

-- condition code input bit

-- clock

                                                                                                                                                                                                               when '0101' =>
                                                                                                                                                                                                                                                                                       -- JSRP instruction
                                                                                                                                                                                                                    if (FAIL = '1') then
    Y_temp := RE;
clsc
    Y_temp := D;
end if;
                                                                                                                                                                                                                     if (RLD_BAR = '0') then
                                                                                                            --
-- stack full flag
                                                                                                                                                                                                                     RE := D;
end if;
                                                                                                                                                                                                                     if (SP /= 5) then
    SP := SP + 1;
end if;
                                                                                                                                                                                                                                                                                -- PUSH
end AM2910;
architecture AM2910 of AM2910 is
                                                                                                                                                                                                                     STACK(SP) := uPC;
begin
                                                                                                                                                                                                                     uPC := Y_temp + (*00000000000 & CI);
process
                     variable FAIL: MVL/;
variable SP: INTEGER range 0 to 5; -- st
variable STACK: MEMONY_12_bit(5 downto 0);
variable RE: MVI/7_vector(11 downto 0);
variable uPC: MVL/7_vector(11 downto 0);
variable Y_temp: MVL/7_vector(11 downto 0);
                                                                                                            -- CC fail flag
-- stack pointer
o 0); -- stack register file
                                                                                                                                                                                                                     MAP_BAR <= '1';
VECT_BAR <= '1';
PI_BAR <= '0';
                                                                                                                                                                                                               when '0110' =>
                                                                                                                                                                                                                                                                                           - CJV instruction
                                                                                                                                                                                                                     if (FAIL = '1') then
   Y_temp := uPC;
begin
                                                                                                                                                                                                                     r_temp := ur
else
  Y_temp := D;
end if;
                   wait until ( (clk = '0') and (not clk'stable) );
                    fail := CC_bar and ( not CCEN_bar);
                   if (SP = 5) then -- NECCESSARY FOR CORRECT SIMULATION FULL_BAR <= '0'; -- SINCE THIS PROCESS IS NOT TRIGERRED BY cloc -- A RISING CLOCK EDGE FULL_BAR <= '1'; end if;
                                                                                                                                                                                                                     if (RLD_BAR = '0') then
    RE := D;
end if;
                                                                                                                                                                                                                     uPC := Y_temp + (*00000000000 & C1);
                                                                                                                                                                                                                     MAP_BAR <= '1';
VECT_BAR <= '0';
PL_BAR <= '1';
             case I is
                                                                                                                                                                                                               when '0111' =>
                                                                                                                                                                                                                                                                                        -- JRP instruction
                        when "0000" =>
                                                                                                                                                                                                                     if (FAIL = '1') then
  Y_temp := RE;
                              Y_temp := "000000000000;
                                                                                                                                                                                                                     Y_temp := RE
else
  Y_temp := D;
end if;
                              if (RI_1D_1BAR = '0') then
                              RE := D;
end if;
                                                                                                                                                                                                                     if (RLD_BAR = '0') then
   RE := D;
end if;
                              SP := 0;
                              uPC := *000000000000;
MAP_BAR <= '1';
VECT_BAR <= '1';
P!_BAR <= '0';
                                                                                                                                                                                                                     uPC := Y_temp + (*00000000000 & CI);
                                                                                                                                                                                                                     MAP_BAR <= '1';
                                                                                                                                                                                                                     VECT_BAR <= '1
PL_BAR <= '0';
                       when '0001' =>
                                                                                                 -- CJS instruction
                              if (FAII = '0') then
                                                                                                                                                                                                               when "1000" =>
                                                                                                                                                                                                                                                                                      -- RFCT instruction
                                     Y_temp := D;
                                                                                                                                                                                                                     if (RE = *000000000000*) then
                                    if (SP /= 5) then
    SP := SP + 1;
end if;
                                                                                              -- PUSH
                                                                                                                                                                                                                            Y_temp := uPC;
                                                                                                                                                                                                                           if (SP /= 0) then
    SP := SP - 1;
end if;
                                                                                                                                                                                                                                                                                                   -- POP
                                     STACK(SP) := uPC;
                                                                                                                                                                                                                     else
Y_temp := STACK(SP);
                              else
Y_temp := uPC;
end if;
                                                                                                                                                                                                                           if (RLD_BAR = '1') then
   RE := RE - *000000000001*;
end if;
                              if (RId)_BAR = '0') then
                              end if;
                                                                                                                                                                                                                     end if:
                              uPC := Y_temp + (*00000000000 & CI);
                                                                                                                                                                                                                     if (RLD_BAR = '0') then
                              MAP_BAR <= '1';
VECT_BAR <= '1'
PL_BAR <= '0';
                                                                                                                                                                                                                     uPC := Y_temp + (*00000000000 & CI);
                        when *0010* =>
                                                                                                                                                                                                                     MAP BAR <= '1'
                                                                                                 -- JMAP instruction
                                                                                                                                                                                                              VECT_BAR <= '1';

PL_BAR <= '0';

when '1001' =>
                              Y_temp := D;
                              if (RIJD_BAR = '0') then
                              RE := D;
end if;
                                                                                                                                                                                                                                                                                        -- RPCT instruction
                                                                                                                                                                                                                    if (RE /= "00000000000") then
  Y_temp := D;
                              uPC := Y_temp + (*00000000000 & CI);
                                                                                                                                                                                                                     if (RLD_BAR = '1') then
    RE := RE - *0000000000010;
else
    Y_temp := uPC;
end if;
                              MAP BAR <= '0':
                              VECT_BAR <= '1';
PL_BAR <= '1';
                        when "0011" =>
                                                                                                 -- CJP instruction
                              if (FAIL = '1') then
                                                                                                                                                                                                                     if ( RLD_BAR = '0') then
    RE := D;
                              Y_temp := UPC;
else
Y_temp := D;
end if;
                                                                                                                                                                                                                     end if;
                                                                                                                                                                                                                     uPC := Y_temp + (*00000000000 & CI);
                              if (RI.D_BAR = '0') then
```

```
MAP_BAR <= '1';

VECT_BAR <= '1';

PL_BAR <= '0';

when '1010' =>
                                                                                                                                       MAP_BAR <= '1';
VECT_BAR <= '1';
PL_BAR <= '0';
                                                    -- CRTN instruction
                                                                                                                              when others =>
     if (FAIL = '0') then
Y_Lemp := S'!'ACK(SI');
                                                                                                                           end case;
         if (SP /= 0) then
    SP := SP - 1;
end if;
                                                                                                                  -- TRI-STATE DRIVER CONTROL
                                                      -- pop
                                                                                                                 if OEbar = '0' then
    Y <= Y_temp;</pre>
     end if;
else
Y_temp := uPC;
end if;
                                                                                                                r <= r_temp;
else
     Y <= *ZZZZZZZZZZZZZZ;
end if;</pre>
    if ( RED_BAR = '0') then
    RE := D;
end if;
                                                                                                                 end process;
                                                                                                                 end AM2910;
     uPC := Y_temp + (*00000000000 & C1);
    MAP_BAR <= '1';
VECT_BAR <= '1';
PL_BAR <= '0';
when '1011' =>
                                                    -- CJPP instruction
    if (FAIL = '0') then
Y_temp := 1);
         if (SP /= 0) then
SP := SP - 1;
end if;
    else
Y_temp := uPC;
end if;
    if ( RID_BAR = '0') then
    RE := D;
end if;
     uPC := Y_temp + (*00000000000 & CI);
    MAP_BAR <= '1';
VECT_BAR <= '1';
PI__NAR <= '0';
when "1100" =>
Y_temp := uPC;
                                                   -- LDCT instruction
     RE := D;
    uPC := Y_temp + (*00000000000 & CI);
    MAP_BAR <= '1';
VECT_BAR <= '1';
PL_BAR <= '0';
when "1101" =>
                                                    -- LOOP instruction
    if (FAIL = '0') then
Y_temp := uPC;
         if (SP /= 0) then
SP := SP - 1;
                                                 -- pop
         end if;
    else
Y_temp := STACK(SP);
end if;
    if ( RIJD_BAR = '0') then
    RE := D;
end if;
    uPC := Y_Lemp + (*00000000000 & CI);
MAP_BAR <= '1';

VECT_BAR <= '1';

PI_BAR <= '0';

when '1110' =>

Y_temp := uPC;
                                                    -- CONT instruction
    if ( RLD_BAR = '0') then
    RE := D;
end if;
    uPC := Y_Lemp + (*00000000000 & CI);
    MAP_BAR <= '1';
VECT_BAR <= '1';
PI_BAR <= '0';
when '1111' =>
                                                   -- TWB instruction
     if RE = "000000000000" then
        if fail = '1' then
    Y_Lemp := 1);
else
    Y_temp := uPC;
end if;
        if (SP /= 0) then
    SP := SP - 1;
end if;
   else
         if (FAIL = '0') then
Y_temp := uPC;
             if (SP /= 0) then
   SP := SP - 1;
end if;
         clsc
  Y_Lemp := stack(sp);
end if;
         if(RLD_BAR = '1') then
    RE := RE - *0000000000001*;
end if;
    end if;
    if ( RIJD_BAR = '0') then
   RE := D;
end if;
    uPC := Y_Lemp + (*00000000000 & C1);
```

```
RTS_BAR <= '1';
                                                                                                                                                                                               command_var := '00000000';
command <= command_var;
         Intel 8251 Benchmark -- Complete design model
 -- Source: Intel Data Book
                                                                                                                                                                                              status_var := '00000101';
status_main <= status_var;
trigger_status_main <= not(trigger_status_main);
 --
-- VHDL Benchmark author Indrancel Chosh
                                                    University Of California, Irvine, CA 92717
-- Developed on April 7, 92
                                                                                                                                                                                              Tx_wr_while_cts <= '0';
-- Verification Information:
                                                                                                                                                                                                                                -- Note the type of control word that comes next -- (Mode word)
                                                                                                                                                                                              next_cpu_control_word := *00*;
        Syntax yes Champaka Ramachandran Sept 18, 92
Functionality yes Champaka Ramachandran Sept 18, 92
                                                                                                                                           ZYCAD
                                                                                                                                                                                                                                                                 -- if not reset
                                                                                                                                                                                             if (RD_BAR = '0') then
  if (C_D_BAR = '1') then
                                                                                                                                                                                                                                                                 -- if road
-- if road status
-- read the value at the DSR_BAR input
use work.types.all;
use work.MVI.7_functions.all;
use work.synthesis_types.all;
                                                                                                                                                                                                         status_var := not(DSR_BAR) & status(6 downto 0);
                                    : in clock;
: in clock;
: in clock;
: in clock;
: in MVL7;
inout MVL7;
   entity Intel_8251 is
                                                                                                                                                                                                         -- Place status word on data bus pins
                                                                                                                                                                                                        -- Place status word of D_0 <= status_var(0); D_1 <= status_var(1); D_1 <= status_var(2); D_3 <= status_var(2); D_3 <= status_var(3); D_5 <= status_var(4); D_5 <= status_var(5); D_6 <= status_var(6); D_7 <= status_var(7);
                CLK
RXC_BAR
                 TXC_BAR
                RESET
                CS_BAR
                CS_BAR
C_D_BAR
RD_BAR
WR_BAR
RXD
TXD
D_0
D_1
                                                                                                                                                                                                        if ( mode_var(1 downto 0) = *00*) then -- Sync mode
                                                                                                                                                                                                              SYNDET_BD_main <= '0'; -- reset SYNDET_BD on status read trigger_SYNDET_BD_main); status_var := status_(7) & '0' & status_(5 downto 0); status_main <= status_var; trigger_status_main <= not(trigger_status_main);
                 D_2
D_3
                 D_4
                                    : inout MVL/;
: inout MVL/;
: inout MVI.7;
: inout MVI.7;
: out MVI.7;
: out MVL/;
: out MVI.7;
: in MVI.7;
: in MVI.7
                D_4 :
D_5 :
D_6 :
D_7 :
TXEMPTY :
TXRDY :
SYNDET_BD :
                                                                                                                                                                                                  else
                                                                                                                                                                                                                                                                 -- if read Ex data
                                                                                                                                                                                                         if (command_var(2) = '1') then -- if RxENABLE
                                                                                                                                                                                                                    - Place received data character on data bus pins
                 DTR_BAR
                                                                                                                                                                                                              -- Place received d:
D_0 <= Rx_buffcr(0);
D_1 <= Rx_buffcr(1);
D_2 <= Rx_buffcr(2);
D_3 <= Rx_buffcr(3);
D_4 <= Rx_buffcr(4);
D_5 <= Rx_buffcr(4);
D_6 <= Rx_buffcr(6);
D_7 <= Rx_buffcr(7);
                RTS BAR
                 DSR BAR
                CTS_BAR
            );
 end;
 architecture USART of Intel_8251 is
                                                   : MVI.7_VECTOR(7 downLo 0);
: MVL7_VECTOR(7 downLo 0);
: MVL7_VECTOR(7 downLo 0);
: MVI.7_VECTOR(7 downLo 0);
: MVI.7_VECTOR(7 downLo 0);
: MVI.7_VECTOR(7 downLo 0);
: MVL7_VECTOR(7 downLo 0);
: MVL7_VECTOR(7 downLo 0);
: MVI.7;
: MVI.7_VECTOR(7 downLo 0);
: MVI.7_VECTOR(7 downLo 0);
: MVI.7_VECTOR(7 downLo 0);
 signal mode
                                                                                                                                                                                                               RxRDY_main <= '0':
                command
 signal
                                                                                                                                                                                                                                                                        Reset RxRDY on data read
                                                                                                                                                                                                               signal SYNC1
signal SYNC2
  signal SYNC mask
 signal SYNC_mask
signal Tx_buffer
signal Rx_buffer
signal Tx_wr_while_cts
signal baud_clocks
signal stop_clocks
                                                                                                                                                                                                  end if;
                                                                                                                                                                                                                                                                 -- end if command/data
signal brk_clocks : MVI/7_VECTOR(10 downto 0);
signal chars : MVI/7_VECTOR(3 downto 0);
signal SYNDET_BD_temp : MVI/7 -- intermediate signal (for writing to ino
signal status_main : MVI/7_VECTOR(7 downto 0); -- sub-signal (main)
signal status_Rx : MVI/7_VECTOR(7 downto 0); -- sub-signal (Rx)
signal status_Tx : MVI/7_VECTOR(7 downto 0); -- sub-signal (Tx)
signal status : MVI/7_VECTOR(7 downto 0); -- sub-signal (Tx)
signal trigger_status_main : MVI/7 := '0'; -- trigger-signal (main)
signal trigger_status_Tx : MVI/7 := '0'; -- trigger-signal (Rx)
signal trigger_status_Rx : MVI/7 := '0'; -- trigger-signal (Rx)
signal SYNDET_BD_main : MVI/7 := '0'; -- trigger-signal (Mx)
signal trigger_SYNDET_BD_main : MVI/7 := '0'; -- trigger-signal (main)
signal trigger_SYNDET_BD_mx : MVI/7 := '0'; -- trigger-signal (Mx)
signal trigger_SYNDET_BD_Rx : MVI/7 := '0'; -- trigger-signal (Rx)
signal RxHDY_Rx : MVI/7 :- sub-signal (Rx)
signal trigger_RxRDY_main : MVI/7 :- '0'; -- trigger-signal (Rx)
signal trigger_RxRDY_main : MVI/7 :- '0'; -- trigger-signal (main)
signal trigger_RxRDY_main : MVI/7 := '0'; -- trigger-signal (main)
signal trigger_RxRDY_main : MVI/7 := '0'; -- trigger-signal (main)
signal trigger_RxRDY_main : MVI/7 := '0'; -- trigger-signal (main)
 signal brk_clocks
                                                       MVI.7_VECTOR(10 downto 0);
                                                                                                                                                                                              elsif (WR_BAR = '0') then
                                                                                                                                                                                                                                                                                 -- if write
                                                                                                                                                                                             -- Tristate the data bus pins (bi-directional)
-- so that CPU can write data/control word
D_0 <= '%';
D_1 <= 'Z';
D_2 <= 'Z';
D_3 <= '%';
D_4 <= '%';
D_5 <= '%';
D_6 <= 'Z'.
                                                                                                                                                                                                  D_6 <= 'Z';
D_7 <= 'Z';
                                                                                                                                                                                                 wait for 0 ns;
                                                                                                                                                                                                                                             -- only for simulation (resolution function)
                                                                                                                                                                                                 if (C_D_BAR = '1') then
                                                                                                                                                                                                                                                            -- if write command/mode/sync-char
                                                                                                                                                                                                       case (next_cpu_control_word) is
 begin
                                                                                                                                                                                                              when '00' => -- next_cpu_control_word = mode
-- Read mode word from data bus lines mode\_var(0) := D\_0; mode\_var(1) := D\_1; mode\_var(2) := D\_2;
 main : process
__ ..............
                                                                                                                                                                                                                  mode_var(3) := 10_3;

mode_var(4) := 10_4;

mode_var(5) := 0_5;

mode_var(6) := 0_6;

mode_var(7) := 10_7;
                                                                      : MVI/7_VECTOR(7 downto 0);
: MVL/7_VECTOR(7 downto 0);
: MVL/7_VECTOR(7 downto 0);
: MVI/7_VECTOR(7 downto 0);
: MVI/7_VECTOR(7 downto 0);
     variable mode_var
     variable status_var
variable command_var
variable baud_clocks_var
variable stop_clocks_var
variable chars_var
                                                                       : MVL'/_VECTOR(3 downto 0);
-- Hecuuse signals dont get new values immediately on assignment, we need to 
-- use variables (mode_var, command_var, baud_clocks_var, stop_clocks_var, 
-- status_var, chars_var) 
-- which are the same as signals 
-- (mode, command, stop_clocks, stop_clocks, status, chars).
                                                                                                                                                                                                              -- Find the number of bits per character chars_var := '0101' + ('00' & mode_var(3 downto 2) ); chars <= chars_var; -- no. of char bits
                                                                                                                                                                                                                  if ( mode var(1 downto 0) = "00") then -- Sync mode
-- This is needed because the new values of these signals are used for -- further computation inside the 'main' process.
                                                                                                                                                                                                                                           -- Note the type of control word that comes next
                                                                                                                                                                                                                        variable next_cpu_control_word : MVI.7_VECTOR(1 downto 0);
                                                                                                                                                                                                                            next_epu_control_word := "01"; -- SYNC1
                -- Variable "next_cpu_control_word" keeps track of which control
               -- variable 'next_cpu_control_word' keeps track of which control_word should come next from the CPU (mode/SYNC-char/command)
-- 00 = mode
-- 01 = SYNC CHAR 1
-- 10 = SYNC CHAR 2
-- 11 = command
                                                                                                                                                                                                                         end if
                                                                                                                                                                                                                                                -- In Synchronous mode, each data/parity bit -- is one clock cycle long. There are no stop bi
                                                                                                                                                                                                                         stop_clocks <= "00000000"
                                                                                                                                                                                                                        stop_clocks_var := *00000000*;
baud_clocks <= *00000001*;
baud_clocks_var := *00000001*;
     variable SYNC_var
                                                       : MVI.7_VECTOR (7 downto 0)
                                                       : MVI.7_VECTOR(10 downlo 0);
     variable temp
begin
                                                                                                                                                                                                                                                                                                        -- if Async mode
wait until ( clk = '1' ) and ( not clk'stable );
                                                                                                                                                                                                                                           -- Note the type of control word that comes next
                                                                                 -- if chip select
if (CS_BAR = '0') then
                                                                                                                                                                                                                        next_cpu_control_word := "11";
                                                                                                                                                                                                                                                                                                  -- command
                                                                                                                     -- if reset (external/
     if ( RESET = '1') or ( command var(6) = '1' ) then
                                                                                                                                                                                                                                       -- Find the number of clock cycles per data/parity b
                                                                                                   -- Initialize ports and global -- signals on reset
                                                                                                                                                                                                                         case ( mode_var(1 downto 0)) is
                                                                                                                                                                                                                                                                                               -- set baud rate clks
               IYPR_HAR <= '1';
```

```
when '00' =:
                                                                                                                                         when '11' =>
                                                                                                                                                              -- next_cpu_control_word = command
                               when '01' =>
                                                                                                                                  -- Read the command word from the data bus lines
                                                     baud_clocks_var := *00000001*;
baud_clocks <= baud_clocks_var;</pre>
                                                                                                                                            command_var(0) :=
command_var(1) :=
                              when '10' =>
                                                                                                                                            command_var(2)
                                                                                                                                                                     D 2:
                                                      baud_clocks_var := '00010000'
                                                                                                                                            command var(3)
                                                                                                                                                                     D 3
                                                                                                                                            command_var(3) := D_4;

command_var(4) := D_5;

command_var(5) := D_5;

command_var(6) := D_6;

command_var(7) := D_7;
                                                      baud_clocks <= baud_clocks_var;
                              when "11" =>
                                                     baud_clocks_var := *01000000*;
baud_clocks <= baud_clocks_var;</pre>
                              when others =>
                                                                                                                                            command <= command_var;
                          end case;
                                                                                                                                                            -- Note the type of control word that comes next -- (another command if there is no reset)
                                    -- Find the number of stop bit clock cycles
                          case ( mode_var(7 downto 6)) is -- set stop bit clks
  when *00* =>
                                                                                                                                            next_cpu_control_word := "11";
                                                                                                                                            status_var := status;
                              stop_clocks_var := baud_clocks_var;
stop_clocks <= stop_clocks_var;
when *10* =>
                                                                                                                                     -- If receiver is disabled, reset RXRDY
if (command_var(2) = '0') then -- RXENABLE
RXRDY_main <= '0';
trigger_RXRDY_main <= not(trigger_RXRDY_main);
status_var := status(7 downto 2) & '0' & status(0);
                              end if:
                              stop_clocks_var := baud_clocks_var(6 downto 0) &
    stop_clocks <= stop_clocks_var;
when others =>
                                                                                                                                   -- Reset error flags (depending on comand word)

if (command_var(4) = '1') then -- error reset

status_var := status_var(7 downto 6) & *000* & status_var(2
                                                                                                                                            end if;
                                                                                                                                  -- Update status
                                                                                                                                           status_main <= status_var;
trigger_status_main <= not(trigger_status_main);
-- Calculate no. of clocks that RxI) has to be low for a Break to be detected.
-- (Two full character sequences)
                                                                                                                             -- Assert output pins (depending on command word)
RTS_BAR <= not(command_var(5));
DTR_BAR <= not(command_var(1)) ;
                   -- Count number of start bit clocks
temp := *000* & baud_clocks_var;
                   when others =>
                                                                                                                                    end case;
                          end loop;
                                                                                                                                                                           -- if write data for Transmission
                                                                                                                                clsc
                   -- Count number of purity bit clocks

if (mode_var(4) = '1') then -- if Pari

temp := temp + ( *000* & baud_clocks_var);

end if;
                                                                             -- if Parity enable
                                                                                                                                                                                                 -- If TXENABLE
                                                                                                                                    if (command var(0) = '1') then
                                                                                                                                        -- Load data for transmission from data bus lines into parallel b case (mode_var(3 downto 2)) is -- char. length when '00' =>

TX_buffer <= '000' & D_4 & D_3 & D_2 & D_1 & D_0; when '01' =>

TX_buffer <= '00' & D_5 & D_4 & D_3 & D_2 & D_1 & D_0; when '10' =>

When '10' =>
                   -- Count number of stop bit clocks
   temp := temp + ( *000* & stop_clocks_var);
                   -- Double this number (RxD) has to be low through two -- character sequences) brk_clocks <= temp(9 downto 0) & '0';
                                                                                                                                               "I'x_buffer <= *0* & D_6 & D_5 & D_4 & D_3 & D_2 & D_1 & D_0;
                                                                                                                                            when
                                                                                                                                                   .11
                      end if:
                                                                            -- end if sync mode
                                                                                                                                            Tx_buffer <= D_7 & D_6 & D_5 & D_4 & D_3 & D_2 & D_1 & D_0; when others \Rightarrow
                                        -- next_cpu_control_word = SYNC-CHAR 1
                   when "01" =>
            -- Read the SYNC1 character from the data bus lines
                      SYNC_var(0) := D_0;
SYNC_var(1) := D_1;
SYNC_var(2) := D_2;
                                                                                                                                         -- Reset TxRDY status bit after loading data for transmission
                                                                                                                                         status_var := status(' downto 1) & '0'; -- TxRDY
                      SYNC_var(3) := D_3;

SYNC_var(4) := D_4;

SYNC_var(5) := D_5;

SYNC_var(6) := D_6;

SYNC_var(7) := D_7;
                                                                                                                                         status_main <= status_var;
trigger_status_main <= not(trigger_status_main);
                                                                                                                                         -- Note whether data was written by CPU while CTS_BAR was low
                                                                                                                                         if (CTS_BAR = '0') then
Tx_wr_while_cts <= '1';</pre>
                                                                                                                                                                                    -- Tx data was written while
-- CTS_BAR was asserted
                    Note the type of control word that comes next
if (modo_var(') = '0') then -- if Double SYNC char
next_cpu_control_word := *10*; -- SYNC2
                                                                                                                                        Tx_wr_while_cts <= '0';
end if;</pre>
                                                                                                                                         clse
                      else
                          next_cpu_control_word := "11";
                                                                                  -- Command
                      end if;
                                                                                                                                    end if.
               -- Place SYNC1 character into proper format
-- (according to number of bits per character).
-- Also create a template (SYNC_mask) to be used in SYNC-character
                                                                                                                                end if;
                                                                                                                                                                                      -- end if command/data
                                                                                                                             clsc
                                                                                                                                                                           -- if neither read nor write
                      case (mode_var(3 downto 2)) is when *00* =>
                                                                         -- char. length
                                                                                                                                                                           -- end if read/write
                                                                                                                             end if;
                                            SYNC1 <= *000* & SYNC_var(4 downto 0);
SYNC_mask <= *00011111*;
                                                                                                                      end if:
                                                                                                                                                                          -- end if reset
                          when *01* =>
                                                                                                                   end if:
                                                                                                                                                                           -- end if chip select
                                            SYNC1 <= *00 * 6 SYNC_var(5 downLo 0);
SYNC_mask <= *001111111;
                          when '10' =>
                                            SYNC1 <= "0" & SYNC_var(6 downto 0);
SYNC_mask <= "011111111";
                                                                                                                   when '11' =>
                                                                                                                   transmitter : process
                                            SYNC1 <= SYNC_var;
SYNC_mask <= "111111111";
                          when others =>
                                                                                                                   end case;
                   when "10" =>
                                        -- next_cpu_control_word = SYNC-CHAR 2
            -- Read the SYNC2 character from the data bus lines
                      i the SYNC2 characte;

SYNC_var(0) := D_0;

SYNC_var(1) := D_1;

SYNC_var(2) := D_2;

SYNC_var(3) := D_3;

SYNC_var(4) := D_4;

SYNC_var(5) := D_5;
                                                                                                                   begin
                                                                                                                      if ( RESET = '1') or ( command(6) = '1' ) then
                                                                                                                                                                                                 -- if reset
                                                                                                                                                      -- Send marking signal
                                                                                                                           TxD <= '1';
TxEMPTY <= '1';
                                                                                                                          TXEMFIT <= '1';
status_Tx <= status(7 downto 3) & '1' & status(1 downto 0);
trigger_status_Tx <= not(trigger_status_Tx);</pre>
                      SYNC_var(6) := 1)_6;
SYNC_var(7) := 1)_7;
                                                                                                                          wait until ( TxC_BAR = '0' ) and ( not TxC_BAR'stable );
                -- Note the type of control word that comes next (command)
                      next_cpu_control_word := "11";
                                                                                                                          if (status(0) = '0') then
                                                                                                                                                                        -- if Tx_buffer is full
-- (TxRDY status bit reset)
                                      -- Place SYNC2 character into proper format
-- (according to number of bits per character).
                      case (mode_var(3 downto 2)) is
when *00* =>
                                                                            -- char. length
                                                                                                                   -- if Tx is enabled and CTS_BAR is low or data was written while CTS_BAR was 1
                          when "00" => SYNC2 <= "000" & SYNC_var(4 downto 0); when "01" =>
                                                                                                                             if ( (CTS_BAR = '0') and (command(0) = '1') ) or ( Tx_wr_while_cts = '
                                            SYNC2 <= *00 * & SYNC var(5 downto 0):
                                                                                                                                -- Load data into serial buffer
                                           SYNC2 <= "0" & SYNC_var(6 downto 0);
                                                                                                                                scrial_Tx_buffer := Tx_buffer;
store_'I'x_buffer := 'I'x_buffer;
                          when '11' =>
                                                                                                                                                                                      -- used for parity computation
                                            SYNC2 <= SYNC_var;
                          when others =>
                                                                                                                               -- Reset TxEMPTY and set TxRDY status bit (we are going to start transm
                                                                                                                                TXEMPTY <= '0':
```

```
if (command(2) = '1') then
    status_Tx <= status('/ downto 3) & '0' & status(1) & '1';</pre>
                                                                                                                                                                              -- loop for counting number of clock cycles per bit (according to band
                                                                                                                                                                                                while ( clk_count /= '00000000') loop
TXI) <= serial_Tx_buffer(0);
wait until (TxC_IAR = '0') and (not TxC_IAR'stable);
clk_count := clk_count - '00000001';</pre>
              clac
                   status_Tx <= status(7 downto 3) & *001*;
              end if
              trigger_status_Tx <= not(trigger_status_Tx);
    -- TxRDY and TxEMPTY status bits</pre>
                                                                                                                                                                                                end loop:
                                                                                                                                                                                                serial_Tx_buffer := '0' & serial_Tx_buffer(7 downto 1);
              if (mode(1 downto 0) /= *00*) then
                                                                                      -- if async mode (start)
                                                                                                                                                                                          end loop;
                                                                         -- SEND START BIT
                                                                                                                                                                                          if (mode(4) = '1') then
                                                                                                                                                                                                                                                                         -- if parity enabled
                   clk_count := baud_clocks;
                                                                                                                                                                                             -- CALCULATE PARITY BIT
                                                                                                                                                                                                                     PARTY BIT
store_Tx_buffer(0) xor store_Tx_buffer(1) xor
store_Tx_buffer(2) xor store_Tx_buffer(3) xor
store_Tx_buffer(4) xor store_Tx_buffer(5) xor
store_Tx_buffer(6) xor store_Tx_buffer(7) xor
(not mode(b));
-- even/odd parity
            -- Loop for counting number of clock cycles per bit (according to baud
                   while ( clk_count /= *00000000*) loop
TXD <= '0';
                       TXD <= '0';
wait until (TxC_BAR = '0') and (not TxC_BAR'stable);
clk_count := clk_count - *00000001*;</pre>
                                                                                                                                                                                               clk count := baud clocks:
                   end loop;
                                                                                                                                                                                              -- SEND PARITY BIT
-- Loop for counting number of clock cycles per bit (according
                                                                                        -- end if async mode (start)
              and if.
  -- SEND CHARACTER BITS char_bit_count := chars;
                                                                                                                                                                                                while ( clk_count /= *00000000*) loop
  TxD <= parity;
  wait until (TxC_BAR = '0') and (not TxC_BAR'stable);
  clk_count := clk_count - *00000001*;
end loop;</pre>
       - Loop for counting number of character bits
while ( char_bit_count /= *0000*) loop
                   char_bit_count := char_bit_count - *0001*;
clk_count := baud_clocks;
                                                                                                                                                                                          end if;
                                                                                                                                                                                                                                                                         -- end if parity enabled
                                                                                                                                                                                          if (mode(7) = '0') then
           -- Loop for counting number of clock cycles per bit (according to baud
                                                                                                                                                                                                                                                                             -- if Double Sync
                                                                                                                                                                                                                                            -- SEND SYNC2 char
                   while ( clk_count /= *00000000*) loop

"XI) <= serial_"X_buffer(0);

wait until (TxC_HAR = '0') and (not "XC_HAR'stable);

clk_count := clk_count - *00000001*;
                                                                                                                                                                                              serial_Tx_buffer := SYNC2;
store_Tx_buffer := SYNC2;
char_bit_count := chars;
                   end loop;
                                                                                                                                                                                                              -- SEND CHARACTER BITS
-- Loop for counting number of character bits
                   serial "x buffer := '0' & serial "x buffer(7 downto 1):
                                                                                                                                                                                              while ( char_bit_count /= *0000*) loop
              end loop:
                                         -- SEND PARITY BIT (IF APPLICABLE)
                                                                                                                                                                                                     char_bit_count := char_bit_count - *0001*;
clk_count := baud_clocks;
             if (mode(4) = '1') then
                                                                                                       -- if parity enabled
         -- CALCULATE PARITY BIT

purity := store_Tx_buffer(0) xor store_Tx_buffer(1) xor

store_Tx_buffer(2) xor store_Tx_buffer(3) xor

store_Tx_buffer(4) xor store_Tx_buffer(5) xor

store_Tx_buffer(6) xor store_Tx_buffer(7) xor

(not mode(5));
                                                                                                                                                                              -- Loop for counting number of clock cycles per bit (according to baud
                                                                                                                                                                                                   while ( clk_count /= '000000000') loop
TXD <= scrial_Tx_buffor(0);
wait until (TxC_BAR = '0') and (not TxC_BAR'stable);
clk_count := clk_count - '00000001';</pre>
                 clk_count := baud_clocks;
                                                                                       -- SEND PARITY BIT
                                                                                                                                                                                                    scrial_Tx_buffer := '0' & scrial_Tx_buffer(' downto 1);
           -- Loop for counting number of clock cycles per bit (according to baud
                                                                                                                                                                                              end loop:
                while ( clk_count /= *00000000*) loop
TxD <= parity;
wait until ("IXC_HAR = '0') and (not "IXC_HAR'stable);
clk_count := clk_count - *00000001*;
ond loop:</pre>
                                                                                                                                                                                              if (mode(4) = '1') then
                                                                                                                                                                                                                                                                              -- if parity enabled
                                                                                                                                                                                            -- CALCULATE PARTTY BIT
                                                                                                                                                                                                                            store_Tx_buffer(0) xor store_Tx_buffer(1) xor
store_Tx_buffer(2) xor store_Tx_buffer(3) xor
                                                                                                                                                                                                    parity
                                                                                                                                                                                                                            store_"!x_buffer(4) xor store_"!x_buffer(5) xor
store_"!x_buffer(6) xor store_"!x_buffer(7) xor
    (not mode(5)); -- even/odd parity
                                                                                                      -- end if parity enabled
-- Data was sent. Set TxEMPTY unless a new data char has been written and is
                                                                                                                                                                                                   clk_count := baud_clocks;
             -- SEND PARITY BIT
                   TYXEMPTY <= '1';
status_TY <= status(7 downto 3) & '1' & status(1 downto 0);
trigger_status_TY <= not(trigger_status_TY);</pre>
                                                                                                                                                                                              -- Loop for counting number of clock cycles per bit (according
                                                                                                                                                                                                    while ( clk_count /= *00000000*) loop
TXD <= partty;
wait until (TXC_BAR = '0') and (not TXC_BAR'stable);
clk_count := clk_count - *00000001*;</pre>
             end if:
             if (mode(1 downto 0) /= *00*) then -- if async mode (stop)
                                                                                                                                                                                                    end loop;
         -- SEND STOP BIT
                                                                                                                                                                                              end if:
                                                                                                                                                                                                                                                                     -- end if parity enabled
                   clk_count := stop_clocks;
                                                                                                                                                                                          end if;
                                                                                                                                                                                                                                                                           -- end if Double Sync
           -- Loop for counting number of clock cycles in stop stop bit
                                                                                                                                                                                      else
                   while ( clk_count /= *00000000*) loop
'['x]) <= '1':
                                                                                                                                                                                            TXI) <= '1';
wait until (TxC_HAR = '0') and (not TxC_HAR'stable);
clk_count := clk_count - *00000001*;
                                                                                                                                                                                     end if;
                                                                                        -- end if async mode (stop)
                                                                                                                                                                                                                                                           -- if Async mode
                                                                                                                                                                                     else -- if Transmitter not enabled or data was written while CTS_BAR w
             'l'xl) <= '1';
TxEMPTY <= '1';
                                                                                        -- mark
                                                                                                                                                                                  end if:
                                                                                                                                                                                                                                                           -- end if Sync mode
             wait until ( TxC_BAR = '0' ) and ( not TxC_BAR'stable );
                                                                                                                                                                            end if;
                                                                                                                                                                                                                                                           -- end if send break
        end if; -- end if Tx disable and data was written while it was disabled
                                                                                                                                                                        end if;
                                                                                                                                                                                                                                                           -- end if Tx_buffer full
                                                                                      -- if Tx_buffer empty
                                                                                                                                                                  end if:
     clsc
                                                                                                                                                                                                                                                           -- end if reset
        TEXEMPTY <= '1'
                                                                                                                                                              end process transmitter;
         if (command(3) = '1') then
                                                                                                                                                             __ ......
                                                                                        -- if send break
                                                                                                                                                              receiver : process
               wait until ( TxC_BAR = '0' ) and ( not TxC_BAR'stable );
                                                                                                                                                                  else
                                                                                       -- if dont send break
                                                                                                                                                              variable serial_Rx_buffer : MVI.7_VECTOR(7 downto 0);
variable sync_shift : MVL7_VECTOR(7 downto 0);
variable brk_count : MVL7_VECTOR(10 downto 0);
variable clk_count : MVL7_VECTOR(10 downto 0);
variable half_baud : MVL7_VECTOR(7 downto 0);
variable char_bit_count : MVI.7_VECTOR(7 downto 0);
variable status_var : MVL7_VECTOR(7 downto 0);
variable got_sync : MVL7_VECTOR(7 downto 0);
                                                                                                                                                                                                                 : MVI.7_VECTOR(7 downto 0);
: MVL7_VECTOR(7 downto 0);
: MVL7_VECTOR(10 downto 0);
: MVL7_VECTOR(10 downto 0);
: MVI.7_VECTOR(7 downto 0);
: MVI.7_VECTOR(3 downto 0);
: MVI.7_VECTOR(7 downto 0);
: MVL7_VECTOR(7 downto 0);
: MVL7_VECTOR(7 downto 0);
: MVL7_VECTOR(8 downto 0);
: MVL7_VECTOR(9 downto 0);
: MVL7_VECTOR(10 downto 0);
: MVL7_
              if (mode(1 downto 0) = *00*) then
                                                                                       -- if Sync mode
                   if (CTS_BAR = '0') and (command(0) = '1') then -- if Tx enabled
                      sorial_Tx_buffer := SYNC1;
store_Tx_buffer := SYNC1;
char_bit_count := chars;
                                                                                                   -- for parity
                                                                                                                                                                                                                                           -- mode to check whether
- synchronization has been achieved in
- (Used in Internal Sync detect Mode)
- This variable is used in Double
- Sync mode (outside hunt mode). Its
- assertion means that SYNC1 has been
- received and SYNDET_BD should be
- asserted if SYNC2 is received next
                              -- SEND CHARACTER BITS
-- Loop for counting number of character bits
                                                                                                                                                              variable got_half_sync
                                                                                                                                                                                                                 : MVL7;
                      while ( char_bit_count /= *0000*) loop
                            char_bit_count := char_bit_count - *0001*;
clk_count := baud_clocks;
                                                                                                                                                              variable parity
                                                                                                                                                                                                                 : MVI.7;
```

```
-- parity is not checked for SYNC chars in hunt mode
                                                                                                                                if ( RESET = '1') or ( command(6) = '1' ) then
                                                                    -- if reset
-- Initialize ports, signals and variables on reset
                                                                                                                                        -- If SYNC2 is received, synchronization has been -- achieved and it should get out of 'HUNT LOOP' -- Else it re-enters 'HUNT LOOP' and looks for SYNC1 aga
   SYNDET_BD_Rx <= '0';
trigger_SYNDET_BD_Rx <= not(trigger_SYNDET_BD_Rx);
RxRDY_Rx <= '0';
   trigger_RxRDY_Rx <= not(trigger_RxRDY_Rx);
got_half_sync := '0';</pre>
                                                                                                                                if (scrial_Rx_buffer = SYNC2) then
                                                                                                                                                                                -- if got sync
                                                                                                                                got_sync :=
end if;
 | wait until (RxC_BAR = 'l') and (not RxC_BAR'stable);
                                                                                                                                                                               -- end if got sync
                                                                                                                              end if;
                                                                                                                                                                             -- end if double sync mode
clse
   if (command(2) = '1') then
                                                                    -- if EXENABLE
                                                                                                                           end loop;
                                                                                                                                                                             -- end while got_sync
       if (mode(1 downto 0) = *00*) then
                                                                    -- if sync mode
                                                                                                                              -- Internal Synchronization must have been achieved since it -- got out of above loop (*HUNT LOOP*).
            -- SYNCHRONOUS MODE
                                                                                                                             -- Assert SYNDET_BD to show that Synchronization has been achiev
          if (command(7) = '1') then
                                                                    -- if ENTER HUNT MODE
                                                                                                                           SYNDET_BD_Rx <= '1';
trigger_SYNDET_BD_Rx <= not(trigger_SYNDET_BD_Rx);
              if (mode(6) = '1') then
                                                                    -- if external sync mode
                                                                                                                           if (command(0) = '1') then
    status_RX <= status(7) & '1' & status(5 downto 0);
clsc</pre>
             -- In External Synchronization mode, the USART tristates its own SYND
                  SYNDET_BD_Rx <= 'Z':
                                                                                                                           status_Hx <= status(7) & '1' & status(5 downto 3) & '1' & status end if;
                  wait on SYNDET_BD_Rx;
                                                  -- Only for simulation 
-- (resolution function
                  trigger_SYNDET_BD_Rx <= not(trigger_SYNDET_BD_Rx);
                                                                                                                           trigger_status_Rx <= not(trigger_status_Rx);</pre>
            -- USART waits for a rising edge on the SYNDET_BD pin (coming external
                                                                                                                        end if:
                                                                                                                                                                              -- end if ext sync mode
                  wait until (SYNDET_BD = '1') and (not SYNDET_BD'stable);
                                                                                                                    end if;
                                                                                                                                                                              -- end if enter hunt mode
                  SYNDET_HD_Rx <= '1';
trigger_SYNDET_HD_Rx <= not(trigger_SYNDET_HD_Rx);
trigger_SYNDET_HD_Rx <= rot(trigger_SYNDET_HD_Rx);
                                                                                                                    -- ASSEMBLE CHARACTER
                                                                                                                    serial_Rx_buffer := *00000000*;
char_bit_count := chars;
                  trigger_status_Rx <= not(trigger_status_Rx);
            -- After Synchronization is achieved, character assembly starts at nex
                                                                                                                    -- Loop for counting number of character bits while (char_bit_count /= *0000*) loop -- ASSEMBLE CHAR serial_Rx_buffer := RxD & serial_Rx_buffer('/ downto 1); char_bit_count := char_bit_count - *0001*; wait_until (RxC_HAR = '1') und (not RxC_HAR'stable);
                  wait until (RxC_BAR = '1') and (not RxC_BAR'stable);
                                                                    -- if internal sync mode
              else
                   -- In internal synchronization mode, reset the 'got_sync'
-- variable before entering the loop, to show that
-- synchronization has'nt yet been achieved
                                                                                                                    end loop;
                                                                                                                   -- Align assembled character correctly case (mode(3 downto 2)) is -- char. length when *00* =>
                                                                                                                         scrial_Rx_buffer := *000* & scrial_Rx_buffer(7 downto 3);
when *01* =>
                                                                                                                         when 'U:- =>
serial_RX_buffer := '00' & serial_RX_buffer(7 downto 2);
when '10' =>
                   -- Enter "HUNT LOOP" to achieve synchronization
                                                                                                                         while (got_sync = '0') loop
                                                                                                                         serial_Rx_buffer := serial_Rx_buffer(7 downto 0);
when others =>
                      -- Load all zeros into the Rx buffer to avoid false SYNC chara
                   serial_Rx_buffer := *00000000*;
sync_shift := *00000000*;
                                                                                                                      end case:
                      -- Enter loop to shift in a bit from "RxI)" pin at every -- clock edge (i.e. check for SYNC1 at every bit boundary)
                                                                                                                     - CHECK PARITY (IF ENABLED)
if (mode(4) = '1') then
                                                                                                                                                                          -- if parity enabled
                   while ( (SYNC_mask and sync_shift) /= SYNC1) loop
                                                                                                                        parity := RxD;
                                                                                                                        serial Rx buffer := RxD & serial Rx buffer('/ downto 1);
                   -- Format the bits in the receive buffer to facilitate compariso
                     case (mode(3 downto 2)) is -- char. length
  when "00" =>
    sync_shift := "000" & serial_Rx_buffer(7 downto 3);
  when "01" =>
    sync_shift := "00" & serial_Rx_buffer(7 downto 2);
  when "10" =>
    sync_shift := "00" & serial_Rx_buffer(7 downto 2);
                                                                                                                                                      (not mode(5)) xor parity;
                                                                                                                                                                                                     PARITY E
                                                                                                                        -- Set parity error flag (if error is detected)
if (command(0) = '1') then
status_kx <= status(7 downto 4) & parity & status(2 downto 0);
                         when *10* =>
    sync_shift := *0* & serial_Rx_buffer(7 downto 1);
when *11* =>
                                                                                                                        else
                                                                                                                           status_Rx <= status(7 downto 4) & parity & '1' & status(1 downto 0
                                                                                                                        end if:
                          when it := serial_kx_buffer(7 downlo 0);
when others =>
i case;
                                                                                                                        trigger_status_Rx <= not(trigger_status_Rx);
wait until (RxC_BAR = '1') and (not RxC_BAR'stable);</pre>
                      end
                     wait until (RxC_BAR = '1') and (not RxC_BAR'stable);
                                                                                                                                                                     -- end if parity enabled
                   end loop:
                                                                                                                    status_var := status;
                   -- SYNC1 must have been received since % \left( 1\right) =0 it got out of above loop -- parity is not checked for SYNC chars in hunt mode
                                                                                                                      -- CHECK IF SYNC CHARACTER(S) HAVE BEEN DETECTED (THIS CHECKING -- IS ONLY DONE AT *KNOWN* WORD BOUNDARIES)
                   -- if already got SYNC1 in Double Sync Mode
                                                                                                                    if (got_half_sync = '1') then
                   if (mode(7) = '1') then
                                                                    -- if single sync mode
                                                                                                                      -- if this character is SYNC2
                   -- In Single Sync mode, getting SYNC1 means that synchronization
                                                                                                                      if (serial_kx_buffer = SYNC2) then
                                                                                                                        -- Set SYNDET_BD to signify detection of SYNC1 and SYNC2
                                                                                                                           SYNDET_BD_Rx <= '1';
trigger_SYNDET_BD_Rx <= not(trigger_SYNDET_BD_Rx);
                                                                  -- if double sync mode
                   else
                                                                                                                           if (command(0) = '1') then
    status_var := status_var(7) & '1' & status_var(5 downto 0);
                             -- In Double sync mode, assemble next character and -- compare it to SYNC2 to check for synchronization
                      serial_Rx_buffer := *000000000*;
char_bit_count := chars;
                                                                                                                             end if;
                             -- ASSEMBLE POSSIBLE SYNC2 CHARACTER
                                                                                                                       end if:
                               -- Loop for counting number of character bits
                     while (char_bit_count /= '0000') loop
serial_Hx_buffer := Rxi) & serial_Hx_buffer(7 downto 1);
char_bit_count := char_bit_count - '0001';
wait until (RXC_BAR = '1') and (not RXC_BAR'stable);
                                                                                                                       got_half_sync := '0';
                                                                                                                                       -- if (not received SYNC1) or (Single sync mode)
                                                                                                                       -- if this character is SYNC1
                             -- ALIGN ASSEMBLED CHARACTER CORRECTLY FOR COMPARISON WI
                                                                                                                       if (serial Rx buffer = SYNC1) then
                     case (mode(3 downto 2)) is -- char. length
  when *00* =>
                                                                                                                           if (mode('/) = '0') then
                                                                                                                                                                          -- if double sync mode
                                                                                                                             -- In Double Sync mode, detection of SYNC1 is not sufficient to -- set SYNDET_BD. We need to check whether the next character is
                           serial_Rx_buffer := *000* & serial_Rx_buffer(7 downLo 3);
when *01* =>
                          got_half_sync := '1';
                                                                                                                                                                           -- if single sync mode
                                                                                                                           else
                           serial_Rx_buffer := serial_Rx_buffer(7 downto 0);
                                                                                                                             -- In Single Sync mode, SYNDET_BD is set if SYNC1 is received SYNDET_BD_Rx <= '1';
                          when others
                      end case;
                                                                                                                              trigger_SYNDET_BD_Rx <= not(trigger_SYNDET_BD_Rx);
```

```
-- loop to wait for half the number of clock cycles per bir
                 if (command(0) = '1') then
    status_var := status_var(7) % '1' & status_var(5 downto 0);
                                                                                                                                         while (clk_count /= *00000000*) loop
wait until (RXC_IMAR = '1') and (not RXC_IMAR'stable);
clk_count := clk_count - *00000001*;
ond loop:
                 esse status_var := status_var(7) & '1' & status_var(5 downto 3) & '1' & status_var(1 downto 0); end if;
                                                                                                                                         end loop;
                                                                                                                                                    -- For 1X baud rate, we introduce a separate wait (as me
         end if;
end if;
                                                                   -- end if double sync mode
-- end if we get SYNC1
                                                                                                                                         if (mode(1 downto 0) = *01*) then
  wait until (RXC_BAR = '1') and (not RXC_BAR'stable);
end if;
       end if:
                                        -- end if already got SYNC1 (in Double Sync)
                 -- transfer received character to parallel buffer
                                                                                                                                                   -- Sample character bit at its nominal center
       Rx_buffer <= serial_Rx_buffer;</pre>
                                                                                                                                         scrial_Rx_buffer := RxD & scrial_Rx_buffer(7 downto 1);
                -- Check if RXRDY was already set (i.e. previous character unre
                                                                                                                                         if (RxD = '1') then
      if (status(1) = '1') then
                                                                                                                                                   -- Set Break Detect (SYNDET_BD) low if RxD is high
              -- Set Overrun Error flag if previous character was unread if (command(0) = '1') then
                                                                                                                                            brk_count := *000000000000;
                 status_var := status_var(7 downto 5) & '1' & status_var(3 downto
                                                                                                                                             trigger_SYNDET_BD_Rx <= not(trigger_SYNDET_BD_Rx);
                 se status_var := status_var(7 downto 5) & '1' & status_var(3) & '1' & status_var(1 downto 0);
                                                                                                                                            if (command(0) = '1') then
    status_var := status(7) & '0' & status(5 downto 0);
              end if:
                                                                                                                                               status_var := status(') & '0' & status(b downto 3) & '1' & status(1 downto 0);
      else
                -- Set RXRDY to tell CPU to read new character
                                                                                                                                            status_Rx <= status_var;
trigger_status_Rx <= not(trigger_status_Rx);
              RxRDY_Rx <= '1'
              instruct_icx <= '1';
trigger_RxRDY_Rx <= not(trigger_RxRDY_Rx);
if (command(0) = '1') then
    status_var := status_var(7 downto 2) & '1' & status_var(0);
electors</pre>
                                                                                                                                        -- If RxD is low, increase 'brk_count' by the number of clock cy
              status_var := status_var(7 downto 3) & *11* & status_var(0); end if;
                                                                                                                                         brk_count := brk_count + (*000* & baud_clocks);
end if;
                                                                         -- end if Rx buffer full
                                                                                                                                         clk_count := half_baud; -- NOTE : half_baud = 0 for 1X baud
                                                                                                                                         -- Loop to wait for half the number of clock cycles per bit while (clk_count /= '00000000') loop wait until (RKC_BAR = '1') and (not RKC_BAR'stable); clk_count := clk_count - '00000001'; end loop;
      status_Rx <= status_var;
trigger_status_Rx <= not(trigger_status_Rx);</pre>
                                                                       -- if async mode
        -- ASYNCHRONOUS MODE
                 -- Check whether RxD is high. If so, then it is ready to -- receive the Start Bit (low) of the next character
                                                                                                                                         char_bit_count := char_bit_count - *0001*;
                                                                                                                                      end loop;
      if (RxI) = '1') then
                                                                                                                                         -- ALICN ASSEMBLED CHARACTER CORRECTLY
                -- Set Break Detect (SYNDET_BD) low if RxD is high
                                                                                                                                           e (mode(3 downto 2)) is
when *00* =>
                                                                                                                                                                                       -- char. length
         brk_count := *000000000000;
SYNDET_BD_Rx <= '0';
trigger_SYNDET_BD_Rx <= not(trigger_SYNDET_BD_Rx);</pre>
                                                                                                                                                .. oc =/
serial_Rx_buffer := *000* & serial_Rx_buffer(7 downto 3);
n *01* =>
                                                                                                                                           when 'U1' => sorial_Rx_buffer := '00' & sorial_Rx_buffer(7 downto 2); when '10' =>
                                                                                                                                               en *10* =>
serial_Rx_buffer(7 downto 2)
serial_Rx_buffer(7 downto 1);
sn *11* =>
         if (command(0) = '1') then
    status_Rx <= status(7) & '0' & status(5 downto 0);</pre>
         clsc
                                                                                                                                               en "11" =>
serial_Rx_buffer := serial_Rx_buffer(7 downto 0);
           status_Rx <= status(7) & '0' & status(5 downto 3) & '1' &
                                                                                                                                           when others
                                                    status(1 downto 0):
         end if:
                                                                                                                                      end case:
         trigger_status_Rx <= not(trigger_status_Rx);</pre>
                                                                                                                                      -- PARITY BIT
-- WAIT FOR FALLING EDGE ON RXD (START BIT) IN CASE A RESET (INT/EXT) OCCURS
                                                                                                                                      if (mode(4) = '1') then
                                                                                                                                                                                         -- if parity enabled
                                                                                                                                    -- To sample a Parity Hit at its mid-point (16X or 64X baud
-- rate only), wait for half the number of clock cycles per bit
-- (equal to variable 'half_baud') Note: Variable 'half_baud' is
-- 0 for lX baud rate, so we introduce a separate wait for the 1X m
         wait until ((RxI) = '0') and (not RxI)'stable)) or (RESET = '1') or (co
    -- if not reset
         if ((RESET = '0')) and (command(6) = '0')) then
                                                                                                                                         clk_count := half_baud;
           -- START BIT
-- To sample Start Bit at its mid-point (16X or 64X baud rate
-- only), wait for half the number of clock cycles per bit
-- (equal to variable *half_baud*)
-- Note: Variable *half_baud* is 0 for 1X baud rate, so we
-- introduce a soparate wait for the 1X mode. (***)
                                                                                                                                         -- Loop to wait for half the number of clock cycles per bit
while (clk_count /= *00000000*) loop
wait until (RXC_HAR = '1') and (not RXC_HAR'stable);
clk_count := clk_count - *0000001*;
                                                                                                                                         end loop;
           half_baud := '0' & baud_clocks(7 downto 1);
clk_count := half_baud;
                                                                                                                                            -- For 1X baud rate, we introduce a separate wait (as mention
                                                                                                                                         if (mode(1 downto 0) = *01*) then
  wait until (RXC_BAR = '1') and (not RXC_BAR'stable);
end if;
            -- Loop to wait for half the number of clock cycles per bit
           while (clk_count /= *00000000*) loop
wait until (RXC_BAR = '1') and (not RXC_BAR'stable);
clk_count := clk_count - *00000001*;
                                                                                                                                            -- CHECK PARITY AT CENTRE OF PARITY BIT
           end loop;
                                                                                                                                         parity := RxD;
                -- Sample Start Bit at its mid-point (False Start Bit \, Detection -- If its a roal Start Bit
                                                                                                                                         if (Rxi) = '1') then
                                                                                                                                         -- Set Break Detect (SYNDET_BD) low if RxD is high
           if (RxI) = '0') then
                                                                                                                                            brk_count := "000000000000;
SYNDET_BD_Rx <= '0';
                -- For 1X baud rate, we introduce a separate wait (as mentioned
                                                                                                                                            trigger_SYNDET_BD_Rx <= not(trigger_SYNDET_BD_Rx);
              if (mode(1 downto 0) = *01*) then
  wait until (RXC_HAR = '1') and (not RXC_HAR'stable);
ond if;
                                                                                                                                            if (command(0) = '1') then
  status_var := status(7) & '0' & status(5 downto 0);
                                                                                                                                            status_var := status(7) & '0' & status(5 downto 3) & '1' & end if;
                -- Loop to wait for half the number of clock cycles per bit
              clk_count := half_baud; -- half_baud is 0 for 1X mode
              while (clk_count /= "00000000") loop
wait until (RXC_HAR = '1') and (not RXC_HAR'stable);
clk_count := clk_count - "00000001";
                                                                                                                                        -- If RxI) is low, increase 'brk_count' by the number of clock cy
                                                                                                                                         brk_count := brk_count + (*000* & baud_clocks);
end if;
              end loop;
                                                                              -- END OF START BIT
              brk_count := brk_count + (*000* & baud_clocks);
                                                                                                                                        -- Verify Parity
              -- ASSEMBLE CHARACTER BITS
                                                                                                                                         serial_Rx_buffer := *000000000*;
char_bit_count := chars;
                   -- Loop for counting number of character bits
              while (char_bit_count /= "0000") loop
                                                                                                                                         -- Set Parity Error flag if error is detected
                                                                                                                                         if (command(0) = '1') then
status_var := status_var(7 downto 4) & parity & status_var(2 do
           -- To sample a Character Bit at its mid-point (16X or 64X baud -- rate only), wait for half the number of clock cycles per bit -- (equal to variable *half_baud*) -- Note: Variable *half_baud* is 0 for 1X baud rate, so we -- introduce a separate wait for the 1X mode. (*0*)
                                                                                                                                         status_var := status_var(/ downto 4) & parity & status_var(2 do
else
status_var := status_var(7 downto 4) & parity & 'l' & status_v
end if;
```

clk_count := half_baud;

if (mode(1) = '1') then
status_Rx <= status_var;</pre>

-- if 16X or 64X baud

```
trigger_status_kx <= not(trigger_status_kx);
ond if;</pre>
             clk_count := half_baud;
                                                  -- half_baud = 0 for 1X baud
                -- Loop to wait for half the number of clock cycles per bit
             while (clk_count /= *00000000*) loop
  wait until (RXC_INAk = '1') and (not RXC_HAR'stable);
  clk_count := clk_count - *00000001*;
                                                -- end if parity enabled
           -- Transfer received data to parallel buffer
          Rx_buffer <= serial_Rx_buffer;</pre>
           -- Check if RxRDY was already set (i.e. previous character -- unread by CPU)
           if (status(1) = '1') then
                                                           -- if Hx buffer full
            -- Set Overrun Error flag if previous character was unread
             if (command(0) = 'l') then
status_var := status_var(7 downto 5) & 'l' & status_var(3 downto
             end if;
          clsc
           -- Set RXRDY to tell CPU to read new character
             RXRDY_Rx <= '1';
trigger_kxRDY_kx <= not(trigger_kxRDY_kx);</pre>
             if (command(0) = '1') then
    status_var := status_var(/ downto 2) & '1' & status_var(0);
             else
                status_var := status_var(7 downto 3) & *11* & status_var(0);
             end if
                                                  -- end if already RxRDY
          status_Rx <= status_var;
trigger_status_Rx <= not(trigger_status_Rx);</pre>
          -- STOP BIT(S)
          wait until (RxC_BAR = '1') and (not RxC_BAR'stable);
                     -- check for framing error and break
          if (RxD = '1') then
                     -- Set Break Detect (SYNDET_BD) low if RxD is high
                  count := "000000000000";
              SYNDET BD
              trigger_SYNDET_BD_Rx <= not(trigger_SYNDET_BD_Rx);</pre>
              if (command(0) = '1') then
  status_Rx <= status(7) & '0' & status(5 downto 0);</pre>
              status_Rx <= status(7) 6 '0' 6 status(5 downto 3) 6 '1' 6 stond if:
              trigger status Rx <= not(trigger status Rx);
          clsc
                     -- If RxD is low, set framing error flag.
              if (command(0) = '1') then
  status_Rx <= status(7 downto 6) & '1' & status(4 downto 0);</pre>
              clsc
                status_Rx <= status('/ downto 6) & '1' &
status(4 downto 3) &'1' & status(1 downto 0);
              end if:
              trigger_status_Rx <= not(trigger_status_Rx);</pre>
            -- Increase 'brk_count' by the number of clock cycles per bit.
brk_count := brk_count + (*000* & stop_clocks);
          end if:
        end if:
                                               -- end if its an actual start bit
      end if;
                                                                -- end if not reset
                                       -- if not yet ready to receive start bit -- (i.c. RxD is low)
     wait until (RxC_BAR = '1') and (not RxC_BAR'stable);
     if (RxD = '0') then
                                  -- if still not ready to receive start bit
           -- RxI) has been low for one more clock cycle. So increment *brk_
         brk_count := brk_count + *00000000001*;
  -- If RxD has stayed low for two consecutive character sequence lengths, set Break Detect (SYNDET_BD)
         if (brk_count >= brk_clocks) then
   SYNDET_BD_Rx <= '1';
   trigger_SYNDET_BD_Rx <= not(trigger_SYNDET_BD_Rx);</pre>
           if (command(0) = '1') then
  status_Rx <= status(') & '1' & status(5 downto 0);</pre>
           else
              status_Rx <= status(7) & '1' & status(5 downto 3) & '1' & stat
           end if:
         end if;
                             -- end if still not ready to receive start bit
   end if:
                                           -- end if ready to receive start bit
end if:
                                                        -- end if sync mode
                                                         -- if Hx disabled
    - Reset RXRDY if receiver is disabled
RxRDY_Rx <= '0';
trigger_RxRDY_Rx <= not(trigger_RxRDY_Rx);</pre>
```

wait until (RxC_BAR = '1') and (not RxC_BAR'stable);

```
end if:
                                                                 -- and if RYFNARLE
                                                                 -- end if reset
 end if:
end process receiver;
triggering : block
 begin
         -- The signal 'status' and the ports 'SYNDET_BD, RXRDY' are written -- to by more than one process, So, we split them up into many -- 'sub-signals' (one for each writing-process).
         -- Whenever any process writes to its own 'sub-signal', we assign the -- new value to the actual signal. This 'writing' is monitored by the tr
         -- Whenever the signal has to be read, we read the actual signal and not
 status <= status_main when (not trigger_status_main'stable) else
    status_Rx when (not trigger_status_Rx'stable) else
    status_Tx when (not trigger_status_Tx'stable) else
    status;</pre>
 SYNDET_BD <= SYNDET_BD_temp;
 RXRDY <= RXRDY_main when (not trigger_RXRDY_main'stable) else
    RXRDY_RX when (not trigger_RXRDY_RX'stable) else
    status(1); -- RXRDY</pre>
 end block triggering;
 TxRDY pin : block
    .................
 begin
         -- TxRDY pin is dependent on CTS_BAR and TxENABLE, in addition to the Tx-- Since CTS_BAR can change at any time, we use a separate block for thi
 TxRDY <= (not CTS_BAR) and command(0) and status(0);
 end block TXKDY_pin;
 end USART:
```