

UC Berkeley

UC Berkeley Previously Published Works

Title

A High Performance 48-to-8 V Multi-Resonant Switched-Capacitor Converter for Data Center Applications

Permalink

<https://escholarship.org/uc/item/6w09p5r7>

ISBN

9789075815368

Authors

Abramson, Rose A

Ye, Zichao

Pilawa-Podgurski, Robert CN

Publication Date

2020-01-07

DOI

10.23919/epe20ecceurope43536.2020.9215857

Copyright Information

This work is made available under the terms of a Creative Commons Attribution-NonCommercial-NoDerivatives License, available at

<https://creativecommons.org/licenses/by-nc-nd/4.0/>

Peer reviewed

© 2020 IEEE

2020 22nd European Conference on Power Electronics and Applications (EPE'20 ECCE Europe)
Lyon, France, September 2020

A High Performance 48-to-8 V Multi-Resonant Switched-Capacitor Converter for Data Center Applications

R. A. Abramson
Z. Ye
R. C. N. Pilawa-Podgurski

Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

A High Performance 48-to-8 V Multi-Resonant Switched-Capacitor Converter for Data Center Applications

Rose A. Abramson, Zichao Ye, Robert C. N. Pilawa-Podgurski
UNIVERSITY OF CALIFORNIA, BERKELEY
2626 Hearst Ave
Berkeley, CA 94720, USA

Email: rose_abramson@berkeley.edu, yezichao@berkeley.edu, pilawa@berkeley.edu

Acknowledgments

The information, data, or work presented herein was funded in part by the Advanced Research Projects Agency-Energy (ARPA-E), U.S. Department of Energy, under Award Number DE-AR0000906 in the CIRCUITS program monitored by Dr. Isik Kizilyalli. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof. Rose Abramson was supported by the Department of Defense (DoD) through the National Defense Science & Engineering Graduate (NDSEG) Fellowship Program.

Keywords

«Converter circuit», «DC power supply», «Efficiency», «High power density systems»

Abstract

Resonant switched-capacitor (SC) converters are becoming increasingly attractive for high performance applications due to their efficient utilization of switches and use of high energy density capacitors. Multi-phase SC converters can offer further improvements in performance, as they can achieve the same conversion ratio as traditional two-phase SC converters with fewer capacitors and switches, making them ideal for large conversion ratio applications. This paper presents theoretical analysis and experimental results for a resonant multi-phase SC converter comprising a cascaded series-parallel topology derived from the conventional 4-to-1 series-parallel converter. The proposed converter can achieve a 6-to-1 conversion ratio with the same number of switches and capacitors as the 4-to-1 series-parallel converter. A 48-to-8 V prototype designed for data center applications was built and tested with 40 A maximum output current. The prototype achieved 99.0% peak efficiency (98.5% including gate drive loss) and 2230 W/in³ power density, demonstrating one of the best in-class performances.

Introduction

The power demands of data centers have grown rapidly due to the development of cloud computing, high-performance computing, and big data analysis. In 2014, data centers used more than 1.8% of all electricity in the US, and it is projected that they will use 10% by 2020 [1]. Therefore, much work has been done to increase the efficiency and reduce the physical footprint of data center power delivery networks. One of these efforts is to distribute power to servers at a higher voltage (e.g. 48 V) compared to the traditional 12 V bus to reduce resistive losses. One approach for converting the 48 V bus to a voltage that the server equipment can use is through a two-stage architecture. Here, the first stage converts the 48 V to an intermediate voltage (e.g. 5-12 V) and the second stage converts the intermediate voltage to the point-of-load (PoL) voltage. The intermediate bus voltage converter can be unregulated, as the second-stage buck converter can provide regulation. Recent research has indicated that using an

intermediate bus voltage lower than 12 V can result in better overall system efficiency once the efficiency of the second-stage buck is considered as well [2].

Due to their high efficiency and high power density, resonant switched-capacitor converters (ReSC) have received increased attention for use in data center applications. Resonant switched-capacitor circuits not only demonstrate an efficient utilization of switches [3] and the use of high energy density capacitors [4], but also allow for soft-switching and soft-charging operations [5–8]. Recent hardware demonstrations of ReSC converters have demonstrated excellent efficiency and power density, in applications ranging from high power discrete implementations [9–15] to CMOS integrated solutions [16, 17].

This work proposes and explores the performance of a new multi-resonant cascaded series-parallel 6-to-1 topology that can achieve very high efficiency and power density. Multi-phase switched-capacitor converters are especially attractive for data center applications, as they can achieve the same conversion ratio as traditional two-phase switched-capacitor circuits with fewer capacitors and switches, further improving efficiency and power density.

A 48-to-8 V, 40 A, fixed ratio (unregulated) converter prototype was designed and implemented. The prototype achieved 99.0% peak efficiency (98.5% with gate drive loss) and 2230 W/in³ power density, both of which are among the highest of existing work.

Multi-Resonant Cascaded Series-Parallel Converter

Proposed topology and operating principle




Fig. 1: Schematic of the proposed 6-to-1 cascaded series-parallel converter with device ratings labeled.

Fig. 1 shows the schematic for the proposed 6-to-1 cascaded series-parallel converter, with the output given by $V_{out} = \frac{V_{in}}{6}$. This circuit topology can be derived from the classic 4-to-1 series-parallel topology, by moving the source terminal of Q_2 in Fig. 1 from the left-side of the inductor to the positive-side of C_2 and adding an additional operating phase. The converter achieves a 2-to-1 step-down during the first $\frac{1}{3}$ of the switching period through a series-mode operation, followed by a 3-to-1 parallel-mode operation during the last $\frac{2}{3}$ of the switching period. This converter therefore can achieve a 6-to-1 conversion ratio for the same number of switches and capacitors as the 4-to-1 converter, although the device ratings on one switch and one capacitor are increased from V_o for the 4-to-1 converter to $3V_o$ for the 6-to-1 converter.

The current waveforms in the inductor and flying capacitors C_1 - C_3 , gating signals (matching switch labels in Fig. 1), and equivalent circuits for each phase are shown in Fig. 2. During the time 0 to $\frac{T}{3}$ (*Phase 1* and *Phase 2*), the resonant frequency is determined by the series combination of C_1 , C_2 , C_3 , and the inductor, L . Then, $f_{res,1} = f_{res,2} = \frac{1}{2\pi\sqrt{LC_{eq}}}$, where $\frac{1}{C_{eq}} = \frac{1}{C_1} + \frac{1}{C_2} + \frac{1}{C_3}$.

During the time $\frac{T}{3}$ to T (*Phase 3*), the resonant frequency is determined by the parallel combination of C_2 and C_3 , so that $f_{res,3} = \frac{1}{2\pi\sqrt{L(C_2||C_3)}}$.

The time duration of each phase can then be derived from its respective resonant frequency. The duration of *Phase 1* and *Phase 2* can be written as:




Fig. 2: Key current waveforms and control signals for the proposed converter. The converter state for each of the three phases is also shown.

$$T_1 = T_2 = \frac{T}{6} = \frac{1}{2} \cdot 2\pi \sqrt{L \left(\frac{1}{C_1} + \frac{1}{C_2} + \frac{1}{C_3} \right)} \quad (1)$$

where T is the switching period. T_1 has a factor of π rather than 2π as it represents a half cycle of the full resonant period.

The duration of *Phase 3* can similarly be written:

$$T_3 = \frac{2T}{3} = \frac{1}{2} \cdot 2\pi \sqrt{L(C_2 + C_3)} \quad (2)$$

Due to the parallel operation mode, it is necessary that $C_2 = C_3 = C$. Substituting this into (1) and (2) and solving for $4 \cdot T_1 = T_3$ (as the duration of *Phase 3* is $4 \times$ that of *Phase 1* or *Phase 2*), the minimum C_1 to achieve soft charging can be found to be $C_{1,\min} = \frac{1}{6}C$. As can be seen from Fig. 1, C_1 sees $3V_o$ while C_2 and C_3 only see V_o , so the highest voltage rated capacitor is also the lowest valued capacitor. This can allow C_1 to take up a similar volume to C_2 and C_3 despite its higher voltage rating.

If operated at resonance, the converter can achieve zero-current switching (ZCS) as the current reaches zero at the switch transitions. The resonant frequency represents the minimum frequency to achieve soft-charging [7]. Here, the hardware prototype is operated above resonance to account for component non-idealities and reduce the output impedance and conduction loss. This also allows for the use of Class 2 ceramic capacitors, as the flying capacitors do not have to be precisely tuned to an exact ratio. In this operation mode, the converter can also achieve partial zero-voltage switching (ZVS) at switch turn-on.

Table I compares the component count and voltage ratings for several different switched-capacitor topologies that can be augmented with resonant inductor(s) and operated in a resonant mode. The proposed topology has the lowest number of components of all the 6-to-1 converters in Table I, and the same number of components as the lower conversion-ratio 5-to-1 Fibonacci converter. This is of note as the 5-to-1 Fibonacci converter demonstrates the maximum gain possible in a two-phase switched-capacitor converter, with 10 switches and 3 flying capacitors [18] [19]. The proposed topology also requires lower voltage capacitors compared to the FCML and Switched Tank (Dickson) converters.

Table I: Comparison of number and voltage rating of components for several resonant switched-capacitor converters

Topology	Conversion Ratio	Number of Switches	Switch Rating	Number of C_{fly}	C_{fly} Rating	Number of Inductors
Proposed Topology	6-to-1	10	$4 \times 3V_o$ $2 \times 2V_o$ $4 \times V_o$	3	$1 \times 3V_o$ $2 \times V_o$	1
Series-Parallel	6-to-1	16	$3 \times 5V_o$ $2 \times 4V_o$ $2 \times 3V_o$ $2 \times 2V_o$ $7 \times V_o$	5	$5 \times V_o$	1
Switched Tank (Dickson)	6-to-1	16	$2 \times 2V_o$ $14 \times V_o$	5	$1 \times 5V_o$ $1 \times 4V_o$ $1 \times 3V_o$ $1 \times 2V_o$ $1 \times V_o$	3
FCML	6-to-1	12	$12 \times V_o$	5	$1 \times 5V_o$ $1 \times 4V_o$ $1 \times 3V_o$ $1 \times 2V_o$ $1 \times 1V_o$	1
Fibonacci	5-to-1	10	$2 \times 3V_o$ $4 \times 2V_o$ $4 \times V_o$	3	$1 \times 3V_o$ $1 \times 2V_o$ $1 \times V_o$	1

Two useful metrics for comparing topologies are the switch stress (VA_{RMS}) rating and the total passive component volume. The switch stress relates to how much voltage the switches must block and how much current they must conduct, and is a good indication of the efficiency of the topology. The passive component volume is proportional to the amount of reactive energy that needs to be processed and stored in the converter, and reflects the power density of the topology. Fig. 3 plots the passive volume vs. the switch stress rating, using the method outlined in [20] assuming $\frac{\rho_C}{\rho_L} = 100$, where ρ_C is the energy density of the capacitor(s) and ρ_L is the energy density of the inductor(s). The switch stress and passive volume are normalized to the theoretical lowest possible value to allow for a comparison across topologies. In this plot, the ideal converter would be situated near the origin, and exhibit both low passive volume and low switch stress. The buck converter operating at a conversion ratio of 6-to-1 is also plotted to provide a benchmark for comparison with the presented hybrid converters.

Looking at Table I and Fig. 3, it can be seen that the proposed converter has much lower passive volume and therefore potentially higher power density compared to the Switched Tank (Dickson) converter, though it has higher switch stress. The proposed work has lower switch stress compared to the series-parallel topology, while its passive volume is only slightly higher. This is of note as the passive volume of the series-parallel topology is known to be at the theoretical lower limit [20]. This means that the proposed topology can achieve similar theoretical performance to the series-parallel converter even with a greatly reduced number of capacitors and switches (and their associated gate drive circuitry). Furthermore, as devices might not be able to be sized exactly to the theoretical VA rating due to limited availability of different voltage ratings, in a physical implementation topologies with different theoretical VA ratings may end up using the same device. This practical concern is most apparent in low-voltage Silicon power transistors, where discrete transistor products below 25 V are not readily available. In applications such as 48 V conversion, the series-parallel converter is very attractive despite its high theoretical switch stress, due to both the limited available switch voltage ratings in this application space as




Fig. 3: Relative passive volume vs. normalized switch stress for several 6-to-1 converters.

well as the low output impedance exhibited by the converter due to its many parallel current paths [10]. The proposed topology operates in a similar manner to the series-parallel topology, and has the potential to exhibit very high performance in this application space compared to Dickson-based topologies due to its low passive volume and low number of components, as the disadvantage of switch utilization is relatively mild considering the actual switches available.

Hardware Implementation and Experimental Results




Fig. 4: Photograph of the converter. Dimensions: $1.38 \times 0.46 \times 0.22$ inch ($3.5 \times 1.17 \times 0.56$ cm).

Table II: Components for Prototype Converters

Component	Description	Device	Value
Q1-Q4	40 V Si switches	Infineon BSZ018N04LS6	40 V, 40 A, 1.8 m Ω
Q5-Q10	25 V Si switches	Infineon BSZ010NE2LS5	25 V, 40 A, 1.0 m Ω
L	Resonant inductor	Coilcraft SLC7530S-500MLB	50 nH, 50 A I_{sat} , 0.123 m Ω
C1	Flying Capacitors	TDK C2012X5R1V226M125AC	$16 \times 22 \mu\text{F}^*$ 35 V X5R 0805
C2	Flying Capacitors	Murata GRM21BR61A476ME15L	$16 \times 47 \mu\text{F}^*$ 10 V X5R 0805
C3	Flying Capacitors	Murata GRM21BR61A476ME15L	$16 \times 47 \mu\text{F}^*$ 10 V X5R 0805
	Gate driver	Analog Devices LTC4440-5	80 V, 1.1 A peak output current
	Bootstrap diode	ON Semiconductor NSR0340V2T1G	40V, 250 mA, Schottky
	Controller	TI TMS320F28069	

* The capacitance listed here is the nominal value before dc derating.

Fig. 4 shows an annotated photograph of the hardware prototype, with key components labeled. The PCB stack-up consists of 4 layers, with 4 oz copper on the outer layers (where the critical conduction path is) and 3 oz copper on the inner layers. As the maximum theoretical voltage a switch can see in this topology is $3V_o$, relatively low-voltage switches can be used (40 V and 25 V). Silicon devices are used for




Fig. 5: Measured efficiency
40 to 6.7 V, $f_{sw} = 65$ kHz.




Fig. 6: Measured efficiency
48 to 8 V, $f_{sw} = 68$ kHz.




Fig. 7: Measured efficiency
54 to 9 V, $f_{sw} = 75$ kHz.




Fig. 8: Load regulation
 $V_{in} = 48$ V, $V_{out} = 8$ V.

this prototype, as at these low voltages the performance of Si can match that of GaN. The high-current path devices ($Q_8 - Q_{10}$) are paralleled to reduce conduction losses. Each floating switch is driven by a floating high-side gate driver powered using the cascaded bootstrap method [21], from a 9 V source. The total gate drive current was measured with a Yokogawa WT310 digital power meter, while the power stage voltage, current, and efficiency was measured with a Yokogawa WT3000E precision power meter for the most accurate results at the high efficiencies obtained. Table II lists the components used in the prototype.

Table III lists the operating conditions. The gate drive signals were programmed with a constant deadtime of 44 ns. The converter was tested up to 40 A output current, and achieved a peak efficiency of 99.0% and a full-load efficiency of 97.1% (98.5% and 97.0% with gate drive loss included, respectively) for a 48-to-8 V step-down conversion operating at 68 kHz. The power density at full-load was 2230 W/in³ with a box volume of 0.139 in³ (2.29 cm³). Efficiency curves for 48-to-8 V operation from 0 A to 40 A are given in Fig. 6. Efficiency curves were also taken for additional voltage levels within the expected

Table III: Converter Operating Conditions

Parameter	Value
Input Voltage	48 V (40 - 54 V)
Output Voltage	8 V (6.7 - 9 V)
Output Current	40 A
Power (Measured)	310 W (260 - 350 W)
Switching Frequency	68 kHz (65 - 75 kHz)
Dimensions	1.38 inch \times 0.46 inch \times 0.22 inch (3.5 cm \times 1.17 cm \times 0.56 cm)
Box Volume	0.139 in ³ (2.29 cm ³)

Table IV: Measured Converter Performance

Metric	$V_{in} = 40\text{ V}$ $f_{sw} = 65\text{ kHz}$	$V_{in} = 48\text{ V}$ $f_{sw} = 68\text{ kHz}$	$V_{in} = 54\text{ V}$ $f_{sw} = 75\text{ kHz}$
Peak Efficiency	99.0% (98.4% with gate loss)	99.0% (98.5% with gate loss)	99.0% (98.5% with gate loss)
Full-Load Efficiency	96.7% (96.6% with gate loss)	97.1% (97.0% with gate loss)	97.4% (97.3% with gate loss)
Power Density	1840 W/in ³	2230 W/in ³	2510 W/in ³

range of a 48 V nominal intermediate bus for datacenter applications. Efficiency sweeps for 40-to-6.7 V and 54-to-9 V operation are shown in Fig. 5 and Fig. 7. Table IV lists the efficiency and power density of the converter for all tested input voltage and frequency conditions.




Fig. 9: Inductor current, switch node voltage, and ph1 gate signal waveforms for 48-to-8 V.




Fig. 10: Thermal image at full-load (40 A) for 48-to-8 V operation with fan cooling.




Fig. 11: Load-step from 10 A to 40 A for 48-to-8 V.




Fig. 12: Load-step from 40 A to 10 A for 48-to-8 V.

The high efficiency achieved by the converter decreases the impact of load regulation, as even though the converter operates in an open-loop fixed-ratio mode, it exhibits an output droop of only 234 mV (2.9% of V_{out}) at full-load as shown in Fig. 8.

Fig. 9 shows inductor current, I_L , switch node voltage, V_{sw} , and the ph1 gate drive signal for a 48 V input voltage. The three operating phases in Fig. 2 are labeled over two switching periods. As mentioned previously, the converter is operated above resonance to account for component tolerances and reduce conduction loss, as can be seen by the non-zero current at phase transitions. Partial ZVS at switch turn-on can be observed by noting that the switch node voltage goes below zero due to body diode conduction at the switch transitions. Future areas of research include optimizing the gate drive signals to improve the

ZVS performance of the converter.

Fig. 10 shows a thermal image of the converter operating at full-load at 48 V input. Even at 40 A output, the converter temperature did not exceed 59°C due to the low loss of the converter over its entire operating range. A bench-top fan was used to supply air cooling over the PCB.

Fig. 11 and Fig. 12 show the transient response of the converter for a step-up and step-down current load-step. Fig. 11 shows a transient from 10 A to 40 A at 48 V input. The inductor current stabilizes after approximately 200 μ s after the initial ramp up in load current, while the voltage undershoot lasts less than 100 μ s and then reaches its new steady state after approximately 160 μ s.

Fig. 12 shows a transient from 40 A to 10 A at 48 V input. The inductor current stabilizes after approximately 120 μ s after the initial ramp down in load current, while the voltage overshoot lasts less than 100 μ s and then reaches its new steady state after approximately 200 μ s.

Table V compares this work with some of the best existing works. The efficiencies given (including this work) include gate drive loss unless otherwise noted. The converter was tested at both 48-to-8 V and 54-to-9 V operating conditions to allow for a more equal comparison with prior work. The proposed topology has the highest power density of all the listed converters, and at 54-to-9 V operation the power density is almost 2 \times higher than the next most power dense converter (the EPC2905 buck [22]). The proposed topology's peak and full-load efficiencies are also higher than the EPC9205 buck converter, highlighting the potential efficiency advantages of the ReSC approach compared to more conventional approaches. The proposed topology also achieves a higher full-load efficiency compared to the Vicor VTM Current Multiplier [23], even at at higher full-load current. The power density and peak efficiency of the proposed converter are also higher as well, although the Vicor is a highly integrated product that may have more auxiliary circuitry compared to a prototype converter.

The proposed topology also has considerably higher power density and similar efficiencies compared to the 6-to-1 switched tank converter in [13]; however, [13] does not explicitly state whether their efficiencies include gate drive losses, which are often excluded in reported efficiencies for ReSC converters. Compared to the Google Switched Tank 4-to-1 converter [12], the proposed topology achieves roughly the same full and peak efficiencies for a larger conversion ratio (6-to-1 compared to 4-to-1).

Conclusion

In this paper, a multi-resonant cascaded series-parallel converter is proposed for 48 V to intermediate bus applications in datacenter power delivery architectures. The converter can achieve the same conversion ratio as traditional two-phase switched-capacitor converters with fewer capacitors and switches, allowing for very high power density and efficiency. A 48-to-8 V, 40 A converter prototype was built and tested, with 99.0% peak efficiency (98.5% with gate drive loss) and 2230 W/in³ power density.

Table V: Comparison of this work and existing high step-down ratio bus converters

Reference	Topology	Voltage ratio	Output current (A)	Power density (W/in ³)	Efficiency	Notes
This Work	Multi-Resonant Cascaded Series-Parallel SCC	48-to-8 V	40	2230	full-load: 97.0%, peak: 98.5%	6-to-1 fixed-ratio, Si MOSFET
		54-to-9 V	40	2510	full-load: 97.3%, peak: 98.5%	
6-to-1 Switched Tank [13]	Resonant Dickson SCC	54-to-9 V	50	750	full-load: 97.18%*, peak: 98.55%*	6-to-1 fixed-ratio, GaN FET
EPC9205 [22]	Buck	48-to-8 V	14	1300	full-load: 93.2%, peak: 94.7%	GaN FET
Vicor VTM Current Multiplier [23]	Sine Amplitude Converter	48-to-8 V	30	~900	full-load: 95.7%, peak: 95.8%	6-to-1 fixed-ratio
		55-to-9.2 V	30		full-load: 95.8%, peak: 95.9%	
Google 4-to-1 Switched Tank [12]	Resonant Dickson SCC	54-to-13.5 V	50	500	full-load: 97.41%, peak: 98.61%	4-to-1 fixed-ratio, Si MOSFET

* Not explicitly stated if efficiency number include gate drive loss

References

- [1] A. Shehabi *et al.*, “United states data center energy usage report,” *Lawrence Berkeley National Laboratory, Berkeley, CA, Tech.Rep. LBNL-1005775*, Aug, 2016. [Online]. Available: https://datacenters.lbl.gov/sites/default/files/DCDWebscale_Shehabi_072016.pdf
- [2] T. Lee, “Powering graphics processors from a 48-v bus,” 2019. [Online]. Available: <https://www.powerelectronicstips.com/powering-graphics-processors-from-a-48-v-bus/>
- [3] M. D. Seeman and S. R. Sanders, “Analysis and optimization of switched-capacitor dc/dc converters,” *IEEE Transactions on Power Electronics*, vol. 23, no. 2, pp. 841–851, 2008.
- [4] C. B. Barth, T. Foulkes, I. Moon, Y. Lei, S. Qin, and R. C. N. Pilawa-Podgurski, “Experimental evaluation of capacitors for power buffering in single-phase power converters,” *IEEE Transactions on Power Electronics*, vol. 34, no. 8, pp. 7887–7899, 2019.
- [5] R. C. N. Pilawa-Podgurski, D. M. Giuliano, and D. J. Perreault, “Merged two-stage power converter architecture with softcharging switched-capacitor energy transfer,” in *2008 IEEE Power Electronics Specialists Conference*, 2008, pp. 4008–4015.
- [6] R. C. N. Pilawa-Podgurski and D. J. Perreault, “Merged two-stage power converter with soft charging switched-capacitor stage in 180 nm cmos,” *IEEE Journal of Solid-State Circuits*, vol. 47, no. 7, pp. 1557–1567, 2012.
- [7] Y. Lei and R. C. N. Pilawa-Podgurski, “A general method for analyzing resonant and soft-charging operation of switched-capacitor converters,” *IEEE Transactions on Power Electronics*, vol. 30, no. 10, pp. 5650–5664, 2015.
- [8] S. Pasternak, C. Schaefer, and J. Stauth, “Equivalent resistance approach to optimization, analysis and comparison of hybrid/resonant switched-capacitor converters,” in *2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL)*, 2016, pp. 1–8.

- [9] Z. Ye, Y. Lei, and R. C. N. Pilawa-Podgurski, "The cascaded resonant converter: A hybrid switched-capacitor topology with high power density and efficiency," *IEEE Transactions on Power Electronics*, vol. 35, no. 5, pp. 4946–4958, 2020.
- [10] W. C. Liu, Z. Ye, and R. C. N. Pilawa-Podgurski, "A 97% peak efficiency and 308 A/in³ current density 48-to-4 V two-stage resonant switched-capacitor converter for data center applications," in *2020 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2020, pp. 468–474.
- [11] Z. Ye, R. A. Abramson, and R. C. N. Pilawa-Podgurski, "A 48-to-6 V multi-resonant-doubler switched-capacitor converter for data center applications," in *2020 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2020, pp. 475–481.
- [12] S. Jiang, S. Saggini, C. Nan, X. Li, C. Chung, and M. Yazdani, "Switched tank converters," *IEEE Transactions on Power Electronics*, vol. 34, no. 6, pp. 5048–5062, 2019.
- [13] Y. Li, X. Lyu, D. Cao, S. Jiang, and C. Nan, "A 98.55% efficiency switched-tank converter for data center application," *IEEE Transactions on Industry Applications*, vol. 54, no. 6, pp. 6205–6222, 2018.
- [14] Y. Chen, J. Baek, and M. Chen, "LEGO-boost: A merged-two-stage resonant-switched-capacitor converter with high voltage conversion ratio," in *2020 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2020, pp. 48–55.
- [15] T. Urkin, G. Sovik, E. E. Masandilov, and M. M. Peretz, "Digital lock-in controller IC for optimized operation of resonant SCC," in *2020 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2020, pp. 1236–1243.
- [16] W. Liu, P. Assem, Y. Lei, P. K. Hanumolu, and R. Pilawa-Podgurski, "A 94.2%-peak-efficiency 1.53A direct-battery-hook-up hybrid dickson switched-capacitor DC-DC converter with wide continuous conversion ratio in 65nm CMOS," in *2017 IEEE International Solid-State Circuits Conference (ISSCC)*, 2017, pp. 182–183.
- [17] C. Schaef *et al.*, "A 93.8% peak efficiency, 5V-input, 10A max ILOAD flying capacitor multilevel converter in 22nm CMOS featuring wide output voltage range and flying capacitor precharging," in *2019 IEEE International Solid-State Circuits Conference - (ISSCC)*, 2019, pp. 146–148.
- [18] M. S. Makowski and D. Maksimovic, "Performance limits of switched-capacitor dc-dc converters," in *Proceedings of PESC '95 - Power Electronics Specialist Conference*, vol. 2, 1995, pp. 1215–1221 vol.2.
- [19] M. S. Makowski, "Realizability conditions and bounds on synthesis of switched-capacitor dc-dc voltage multiplier circuits," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, vol. 44, no. 8, pp. 684–691, 1997.
- [20] Z. Ye, S. R. Sanders, and R. C. N. Pilawa-Podgurski, "Modeling and comparison of passive component volume of hybrid resonant switched-capacitor converters," in *2019 20th Workshop on Control and Modeling for Power Electronics (COMPEL)*, 2019, pp. 1–8.
- [21] Z. Ye, Y. Lei, W. Liu, P. S. Shenoy, and R. . Pilawa-Podgurski, "Improved bootstrap methods for powering floating gate drivers of flying capacitor multilevel converters and hybrid switched-capacitor converters," *IEEE Transactions on Power Electronics*, vol. 35, no. 6, pp. 5965–5977, 2020.
- [22] EPC Inc, "Building the Smallest and Most Efficient 48 V to 5 - 12 V DC to DC Converter using EPC2045 and ICs," 2018. [Online]. Available: <https://epc-co.com/epc/Portals/0/epc/documents/application-notes/How2AppNote001n\%2048n\%20Vn\%20ton\%205-12n\%20V.pdf/>
- [23] Vicor Power, "VTM Current Multiplier VTM48Ex080y030A00," 2018. [Online]. Available: http://www.vicorpower.com/documents/datasheets/VTM48E_080_030A00.pdf