UC Irvine

ICS Technical Reports

Title

Behavioral exploration with RTL library

Permalink

https://escholarship.org/uc/item/44d8b7kg

Authors

Pan, Wenwei Grun, Peter Gajski, Daniel D.

Publication Date

1996-07-29

Peer reviewed

ARC Z 699 C3 no.96-34

Notice: This Material may be protected by Copyright Law (Title 17 U.S.C.)

Behavioral Exploration with RTL Library

Wenwei Pan Peter Grun Daniel D. Gajski

Technical Report #96-34 July 29, 1996

Department of Information and Computer Science University of California, Irvine Irvine, CA 92697-3425 (714) 824-7063

> wpan@ics.uci.edu pgrun@ics.uci.edu gajski@ics.uci.edu

Abstract

Behavioral synthesis that takes into consideration real components as well as timing constraints is necessary for the design of today's ASIC chips. In this report, we give a methodology for design space exploration under timing constraints. To illustrate our proposed methodology, we also give several designs that implement a Square Root Algorithm. We compare these designs and give their behavioral and structural description in the Appendix.

Interest State Colonial

Colonial of the protection of the colonial of the col

Contents

1 Introduction
2 Example Description
3 Library Components
4 Design Space Exploration
5 Methodology
6 VHDL models hierarchy
7 Conclusions
8 References
9 Appendix
9.1 SRA System
9.2 Test Bench Entity
9.3 SRA Entity
9.4 Datapath Entity
9.5 Abs/min/max Entity
9.6 16-bit Adder Entity
9.7 1-bit Full Adder Entity
9.8 16-bit Register Entity
9.9 D Flip Flop Entity
9.10 2-input And Gate Entity
List of Figures
1 Flowchart of square root algorithm
2 Simple library components
3 Complex library components
4 Design space exploration
5 SRA schedule 1
6 SRA schedule 2
7 Datapath schematic
8 SRA schedule 3
9 Methodology flowchart
10 VHDL description hierarchy
List of Tables
1 Delays and costs of simple library components

Behavioral Exploration with RTL Library

Wenwei Pan, Peter Grun, Daniel D. Gajski Department of Information and Computer Science University of California, Irvine, CA 92697-3425

Abstract

Behavioral synthesis that takes into consideration real components as well as timing constraints is necessary for the design of today's ASIC chips. In this report, we give a methodology for design space exploration under timing constraints. To illustrate our proposed methodology, we also give several designs that implement a Square Root Algorithm. We compare these designs and give their behavioral and structural description in the Appendix.

1 Introduction

In this report, we give a detailed example showing how to design digital systems from behavioral description. The example is a custom ASIC for computing square root. Details of the design as well as the source listing of VHDL code are given in the following sections.

Generally, in the synthesis based design, the algorithm is represented as a Control/Data Flow Graph (CDFG). From CDFG, performing scheduling, allocation and binding, RT level design can be obtained. Different heuristics in each step and different component libraries will have a direct impact on the cost and performance of the final design.

By doing several manual designs we were able to formulate a methodology for exploring the design space. Section 2 presents the specification of the SRA example, section 3 describes the library components needed. Next in section 4 we show three different designs, and in section 5 we present the methodology. After the conclusions in section 6, in the appendix we show the VHDL code for our optimal design.

2 Example Description

We have designed a custom ASIC which is to compute the square-root approximation (SRA) of 2 signed integers, a and b, by the following formula:

$$\sqrt{a^2 + b^2} \cong max((0.875x + 0.5y), x)$$

where $x = \max(|a|, |b|)$, $y = \min(|a|, |b|)$.




Figure 1: Flowchart of square root algorithm.






Figure 2: Simple library components.

According to Figure 1, the SRA ASIC has 2 input ports, *In1* and *In2*, which are used to read integers a and b, and one output port *Out* which outputs the result. In the flowchart, the ASIC reads the input ports and starts the computation whenever the input control signal *Start* becomes equal to 1. First it computes the absolute values of a and b and assigns the maximum of these 2 values to x and minimum


to y. Then it shifts x three positions to the right to obtain 0.125x and y one position to the right to obtain 0.5y. The ASIC calculates 0.875x by subtracting 0.125x from x. Next it adds 0.875x and 0.5y, and computes the maximum of x and the expression 0.875x + 0.5y. Finally the ASIC produces the result and makes it available through the *Out* port for one clock cycle.




(a) Unit for computing minimum, maximum and absolute value



(c) Unit for computing addition, subtraction, and absolute value



(b) Unit for computing addition, subtraction, minimum and maximum



(d) Unit for computing addition, subtraction, minimum, maximum and absolute value

Figure 3: Complex library components.

At the same time, it sets the control signal *Done* to 1, in order to signal to the environment that the data that has appeared at the *Out* port is a valid result.

3 Library Components.

In the implementation of the SRA example we use the library components from [1] (figure 8.12 and 8.21), replicated here for convenience in Figures 2 and 3. We describe 2 units as example. Other units are defined similarly. For brevity, we consider 4 bit versions of the input and output values in the following examples.

(1) Simple library component: max unit

Figure 2(d) is a functional unit performing the maximum of the 2 inputs. We present the functionality of this component here as an example:

Inputs: A, B: 4-bit 2's complement values

Outputs: O: 4-bit 2's complement value

Function: if A >= B, O = A; else O = BExample: (1). A = 0111 (7), B = 0100 (4). A and B are the two inputs to the subtractor. Since the result of the subtraction is 0011, and the sign bit is 0, A is selected as output; (2). A = 1100 (-4), B = 0001 (1). The result of the subtraction is 1011, and the sign bit is 1, therefore, B is selected as output;

(2) Complex library component: abs/min/max unit

A library of complex functional units from [1] is presented in Figure 3. These units perform combinations of the +, -, min, max, and abs operations. In order to show how the components from the complex library work, we describe the abs/min/max unit from Figure 3(a) below.

Inputs: A, B: 4-bit 2's complement values c1, c0: 1-bit mode control signal
Outputs: O: 4-bit 2's complement value
Function:

If c1c0 = 01: O = abs(B); If c1c0 = 10: O = min(A, B); If c1c0 = 11: O = max(A, B);

Example: (1). Assume cIcO = 01, A = 0111 (7), B = 1100 (-4). Since cI = 0, the left input to the 4-bit adder is 0000. The right input is 0011 by inverting B(1100). So the result of the adder is 0100. Since cI = 0 this result is selected as the left input of the output selector. Since the sign bit of the adder result is 0, and cO = 1, the control bit for the output selector is 1. Therefore, O = 0100 (4) which is equivalent to abs(B).

(2). Assume c1c0 = 10, A = 1110 (-2), B = 1011 (-5). Since c1 = 1, the left input to the 4-bit adder is 1110. The right input of the adder is 0100. The result of the adder is 0011. Since the sign bit of this result is 0, and c0 = 0, the control bit of the output selector is 0. Therefore, O = B = 1011 (-5), which is equivalent to min(A,B).

In the Tables 1,2 and 3 we present the delays and the cost of the functional units in the library. The cost is expressed in number of transistors, whereas the delay is in *ns*.

		,		
No	Component	Delay from input (ns)	Delay from control (ns)	Cost (trans.)
1	and 2 input	2.4		6
2	and 3 input	2.4		8
3	and 4 input	3.2		10
4	or 2 input	2.4		6
5	or 3 input	2.4		8
6	or 4 input	3.2		10
7	xor 2 input	4.2		14
8	nand 2 input	1.4	_	4
9	nand 3 input	1.8		6
10	nand 4 input	2.2		8
11	inv	1		2
12	full adder	8.4		30
13	dff	4		18
14	dff with clear	4		26
15	mux 2 to 1	4.8	5.8	14
16	and_ 16	2.4		96
17	or_16	2.4		96
18	xor_16	4.2		224
19	inv_16	1		32
20	Ripple carry adder_16	50.4		494
21	CLA adder_16	21.6		1074
22	buffer_16	2	*	96
23	register_16	4		512
24	selector2_16	4.8	5.8	224

Table 1: Delays and costs of simple library components

No	Component	Delay from input (ns)	Delay from control (ns)	Cost (trans.)
25	+/-	54.6	54.6	718
26	abs1	56.2	٠	750
27	abs2	57.2		752
28	min	56.2		750
29	max	57.2		752
30	min/max	60.4	10	764
31	shift1	0		0
32	shift3	0		0
33	abs/min/max	62.8	62.8	1084
34	+/-/abs/min/ max	69.6	70.2	1318
35	+/-/abs	63.8	63.8	1046
36	+/-/min/max	70.4	72.8	1188

Table 2: Delays and costs of complex library components using ripple-carry adder

No	Component	Delay From Input (ns)	Delay From Control (ns)	Cost (trans.)
25	+/-	25.8	25.8	1298
26	abs1	27.4		1330
27	abs2	28.4		1332
28	min	27.4		1330
29	max	28.4	•	1332
30	min/max	31.2	10	1344
31	shift1	0		0
32	shift3	0		0
33	abs/min/max	33.6	33.6	1664

Table 3: Delays and costs of complex components using CLA adder.

34	+/-/abs/min/ max	40.4	40.8	1898
35	+/-/abs	34.6	34.6	1626
36	+/-/min/max	41	43.4	1768

Table 3: Delays and costs of complex components using CLA adder.

Table 1 shows the simple components from the library (the components numbered 1 to 15 are 1-bit components, whereas 16 to 24 are 16-bit functional units and registers).

Table 2 shows the cost and delay for the complex functional units using the ripple-carry adder, whereas Table 3 shows the same components with 2-level CLA adder.

In the third/fourth column we show the delays from the data-inputs/control-inputs to the output. This is the worse case delay for single signal change from any input to any output.


For area we use 1 literal/2 transistors estimation for the basic gates (*nand*, *nor*, *inverter*), which we use subsequently in the rest of the components.

4 Design Space Exploration.

The problem addressed is starting from a behavioral description to generate RTL structural implementations of the algorithm satisfying a timing constraint, using RTL components from a library.

By using different components from a library, we can obtain a large spectrum of implementations for the given behavioral description. Intuitively, if we allocate more functional units (more potential for parallelism), or faster units, we can increase the speed. If the speed requirements are not important, we can use less or slower functional units, and obtain a cheaper implementation. Based on the requirements of

a specific application, one can choose the implementation which best fits it's needs.



In the following we will present the way we derive two sets of three different implementations for the SRA algorithm: the first three of them are derived using the library of components shown in Tables 1 and 2 (ripple-carry adder version), and the next 3 use the library of components summarized in Tables 1 and 3 (carry-look-ahead adder version). In each set, the first implementation maximizes the speed of the resulting chip, the second one shows the best cost/performance trade-off, and the third implementation represents the lowest cost solution.

The points (1.1), (1.2) and (1.3) in Figure 4 represent the ripple-carry implementations, whereas the points (2.1), (2.2) and (2.3) show the CLA implementation in terms of *cost* and *execution time*. The best design in terms of both cost and performance should have minimal product of *cost* and *execution time*.

We tried many implementations but for the sake of brevity we only show 6 of them. In the following we show the three schedules generated for the slower library, and by only changing the cost and delay of the adders used, we

recompute the cost and execution time of the implementations under the faster library.

In the Following three cases, we use the formula **execution time** = clock cycle X number of states to compute the execution time.

Case 1. Fastest schedule and allocation.

Starting from the flowchart representing the SRA algorithm, we derive the CDFG. In order to generate the fastest implementation, we assume initially that each operation is performed by the fastest component in the library. Later on, we optimize the description, by




Figure 5: SRA schedule 1.

allowing operations that are not on the critical path to be performed by slower components, since no performance is lost by doing this. Also components which can be merged together without increasing clock cycle and the number of control steps (because they are not on the critical path, or the clock cycle is already determined by even slower components) are considered in order to lower the cost.

Knowing the smallest delays for implementing each operator in the CDFG (according to the library), we can determine the critical path. Obviously, the biggest of these delays determines the clock cycle (we don't consider multicycling at this step).

Based on the clock cycle we first schedule the operations on the critical path. Starting with the first operation in the CDFG we assign each node to the first state available. Consecutive operations which have the sum of delays smaller than the clock cycle can be assigned to the same state, provided the dependences allow it. The schedule generated for case 1 is shown in Figure 5.

The operations not on the critical path have the freedom to be moved to different states. This freedom can be used to optimize the usage of components, allowing us to lower the cost of the ASIC implementation (as long as the clock cycle is not affected). If two operations are not in the same state in the schedule, and there exists a functional unit in the library which can perform both of them, we say that we merge them by allocating the same library component to execute them. In our example we can merge together the + and - operations, because the delay of the library component for +/- is not longer than the clock cycle computed so far, and by doing this we decrease the cost of the implementation. Therefore in this case we will have the max library component implementing the max operators from the CDFG, the min for the min operators, 2 abs library components, and one +/- component. The shadings in the figures show the clustering of the operation

nodes as the result of merging. For each cluster of operations we allocate one functional unit. In the following, we show the cost and execution time for the designs. For the execution time we use the formula *execution time* = *clock cycle* × *number of states*.

(1.1) Slow library (ripple-carry adder)

```
cost = 1 × Cost(min) + 1 × Cost(max) + 2 ×

Cost(abs) + 1 × Cost(+/-) = 3720 transis-

tors

clock cycle = 57.2 ns

number of states = 7

execution time = 57.2 × 7 = 400.4 ns
```

(1.2) Fast library (CLA adder)

```
cost = 1 × Cost(min) + 1 × Cost(max) + 2 ×

Cost(abs) + 1 × Cost(+/-) = 6620 transis-

tors

clock cycle = 28.4 ns

number of states = 7

execution time = 28.4 × 7 = 198.8 ns
```

Case 2. Optimal cost/performance trade-off.

In order to get the best cost/performance tradeoff, different schedules and merging of operations have to be attempted. By an iterative improvement technique, we can merge more operations in the CDFG, compromising the clock cycle and/or the number of states in the schedule against substantial cost improvements. If the cost improvement is higher than the performance loss, we obtain an overall cost/performance improvement.

As previously stated, we could get better cost/ performance ratio, by trading off some performance loss against an improvement in area. To decrease the cost of the implementation we try to merge more operators into functional units. This additional merging will increase slightly the clock cycle. We observe that the >>1 and >>3 operations have 0 delay, therefore, by chaining them with other operations would not affect the performance. On the other hand we can see that if we move the min operation from state S2 to state S3, we will be able to merge it with the max operation and use the same functional unit, which has a slightly higher delay, but it generates a good improvement in cost.




Figure 6: SRA schedule 2.

Figure 6 shows the final schedule for this implementation. The final allocation is one *abs/min/max* unit, and one *abs/+/- unit*, and this results in:

(2.1) Slow library (ripple-carry adder)

 $cost = 1 \times Cost(abs/min/max) + 1 \times Cost(abs/+/-) = 2130 transistors$

clock cycle = 63.8 nsnumber of states = 7execution time = $63.8 \times 7 = 446.6 \text{ ns}$

(2.2) Fast library (CLA adder)

cost = 1 × Cost(abs/min/max) + 1 × Cost(abs/ +/-) = 3290 transistors clock cycle = 35 ns number of states = 7 execution time = 35 × 7 = 245 ns




Figure 7: Datapath schematic

After scheduling and functional unit allocation, storage and interconnect allocation is done, generating the final RTL netlist. We present the datapath schematic for the case 2 in Figure 7.

Case 3. Minimal cost schedule and allocation.

In order to create the lowest cost implementation, we have to use the cheapest combination of functional units which still perform the desired operations.

In our case the *abs*, *min*, *max*, + and - operations have to be performed (besides the shifts which have cost 0). The best combination in this case is to use only one functional unit, the +/-/abs/min/max which has the cost of 1318 transistors.

When using only one functional unit, we cannot perform in the same state 2 different operations, therefore the schedule gets longer. Figure 8 shows that we need 9 states to perform the computation.




Figure 8: SRA schedule 3.

(3.1) Slow library (ripple-carry adder)

```
cost = 1 × Cost(+/-/abs/min/max) = 1318 tran-
sistors
clock cycle = 69.6 ns
number of states = 9
execution time = 69.6 × 9 = 626.4 ns
```

(3.2) Fast library (CLA adder)

```
cost = 1 \times Cost(+/-/abs/min/max) = 1898 transistors
clock\ cycle = 40.8\ ns
umber\ of\ states = 9
execution\ time = 40.8 \times 9 = 367.2\ ns
```

In Figure 4 we can see the differences in terms of cost and performance between the three implementations presented here for each library. By keeping the library of components the same and changing the schedule and allocation, we generate the points on the curves, as shown in the Figure 4. By changing the time and cost characteristics of the library (using faster components) and keeping the schedule and allocation the same, the implementations move along the dotted arrow.

Considering that we have a given time constraint, we can choose the lowest cost implementation which satisfies it.

5 Methodology.

As previously stated, we start with a behavioral specification of an algorithm (possibly in VHDL), and generate a set of implementations of different cost/performance ratios, that satisfy a timing constraint.

Therefore the starting point is an HDL high level description. First, we derive the CDFG representing this description, and we allocate to each operation the fastest component from the library (which implements that operation). Knowing the delays for performing each operation, we can find the critical paths. The clock




Figure 9: Methodology flowchart.

cycle is determined by the delay of the slowest component (considering that the operation is not performed in multiple cycles, chained with other units or pipelined) allocated to an operation. We then try to cluster as many operations as possible, as long as we do not affect the clock cycle or the number of nodes on the critical path. For example if 2 operations have to be performed in different states, due to the exist-




Figure 10: VHDL description hierarchy.

ence of a path between them in the CDFG then by allocating the same functional unit to perform them we do not increase the length of the schedule (the number of states needed).

We still have to make sure that we do not increase the clock cycle. This is true if the delay of the functional unit which performs both the operations is not greater than the delay of the slowest functional unit allocated so far to any other operation. In our example, all these conditions hold for the + and - operations (see Figure 5). Therefore we are able to group the + and - operations without compromising performance against the decrease of cost (the area of the unit which performs both + and - is less than the sum of the areas of the unit for + and the unit for -).

At this point we have a valid functional unit allocation, and we can generate a schedule using list scheduling. The allocated and scheduled CDFG corresponds to the fastest implementation, using the given library. If this implementation doesn't satisfy the timing constraint we have to use a library with faster components. If the implementation satisfies the constraint, we can allocate storage and interconnect to generate a complete RTL level implementation of the algorithm.

In order to generate the next implementations we will merge at each step the 2 operations which create the smallest performance degradation measured by the product of clock cycle and number of states. This allows us to trade off performance against the cost of the implementation. We keep on doing this until we pass the timing constraint. At each iteration of the methodology flowchart a new point in the cost/execution time space is generated (see Figure 4). All the RTL descriptions generated so far represent points in the design space and are considered for use in the final implementation.

6 VHDL Models Hierarchy.

All the VHDL models are developed hierarchically in a bottom up fashion, as shown in Figure 10.

(1). The 1st level of hierarchy consists of the basic gates, *muxes* and *flip flops*. All the VHDL models in this level have only behavioral description. All the higher level components are composed of these basic entities.

The delay information for these gates and flip flops are shown in Table 1.

- (2). The 2nd level of hierarchy consists of the 16-bit adders, selectors, bus drivers and registers. They appear as RT level components in the datapath. All the VHDL models in this level have both the behavioral and structural description. The structural VHDL models are simulated first and then the delay information is inserted into the behavioral models.
- (3). The 3rd level of hierarchy consists of the complex library components such as *abs/min/max* and *abs/min/max/add/sub* units. They are also used in the datapath. For example, the *abs/min/max* consists of 2 16-bit selectors and 1 16-bit ripple carry adder. We have both behavioral and structural VHDL description for them.
- (4). The 4th level of hierarchy consists of the datapath and controller. The datapath model is an RT level structural model. The controller has both behavioral model which generate appropriate control signals every cycle and structural model which is a gate level implementation including next-state logic, output logic and state flip flops. The testbench is also included in this level.
- (5). The 5th level of hierarchy simply incorporates the SRA model and the testbench to be simulated.

7 Conclusions.

This report presents a methodology for time constrained functional unit allocation and scheduling, taking into account the area of the implementation. It shows how to perform design space exploration by selecting different library components, and creating different schedules of the CDFG. We also give a method how to achieve the best cost/performance trade-off, providing a good starting point for the next levels of synthesis. Our future plans are to extend this work for pipelined designs.

8 References.

- [1] D. D. Gajski, "Principles of Digital Design", Prentice Hall 1996.
- [2] D. D. Gajski, N. Dutt, A. Wu, and S. Lin, "High Level Synthesis: Introduction to Chip and System Design", Kluwer Academic Publishers, 1992.

9 Appendix.

9.1 SRA System.

- -- square root approximation algorithm system structural description
- -- includes the whole system comprised of test bench component and the SRA.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_misc.all;
use ieee.std_logic_arith.all;
entity sqr_system is
end sqr_system;
```

architecture schematic of sqr_system is

```
signal done: std_logic;
signal sqr_out: std_logic_vector(15 downto 0);
signal reset: std_logic;
signal clk: std_logic;
signal start: std_logic;
signal in2: std_logic_vector(15 downto 0);
signal in1: std_logic_vector(15 downto 0);
```

-- test bench component component tb

end component;

-- square root approximation component component sqr

for all: sqr use entity work.sqr(schematic_optimal);

begin

```
,,0010111111111111,
                                                            ".111111111110100"
                                                           "..II000000000000000..."
                                                            ,,000000000000000,
                                                            ,,00000000000000000,,
                                                            `,,1000000000000000,,)
                                                          constant in_2: test_vector:=
                                                            ..1110000000000000,,
                                                           "00100000000000000"
                                                           ,,10010000000000000,
                                                           "1000000000000000",
                                                             ,,101000000000000000,
                                                            ,,000000000000000,,
                                                           ".100000000000000000,"
                                                            ,,000000000000000,,
                                                              constant in_1: test_vector:=
                                                      std_logic_vector(15 downto 0);
                                                  type test_vector is array (1 to 10) of
                                                                              brocess
                                                              -- test vectors generation
                                                                           clk \le c;
                                                       ; (0.2 \ boiroq) rafter of and > 0
                                                                  -- clock generation
                                                        constant period: time:= 90 ns;
                                                             signal c : std_logic := '0';
                                                         architecture behavioral of th is
                                                                               euq tp:
                                                      start : out std_logic);
                                                       reset : out std_logic;
                                   : out std_logic_vector(15 downto 0);
                                   : out std_logic_vector(15 downto 0);
                end behavioral;
                                                                        Jui
                                                      clk : out std_logic;
                  euq brocess;
                 :doop pua
                                    std_logic_vector(15 downto 0);
                                                                  sqr_out : in
         en 009 rof firw
                                                       std_logic;
                                                                  ni: ənob) rroq
          (i)\Delta_n = \Delta ni
                                                                           entity to is
          ;(i)1_ni => 1ni
                                                          use ieee.std_logic_arith.all;
'0' after 300 ns;
                                                          use ieee.std_logic_misc.all;
1, after 150 ns,
                                                          use ieee.std_logic_l164.all;
            ,'0' => mate
                                                                          library ieee;
1, after 150 ns;
             1686t <= .0
    for i in in_l'range loop
                                                                behavioral description
                         pegin
                                  --test bench for square root approximation algorithm -
                         :(
                                   ,,000000000000000,
     ,,00100000000000000,,
    ,,00001100000000000,
                                                                9.2 Test Bench Entity.
```

```
t3 := x / 8:
9.3 SRA Entity.
                                                                     t5 := x - t3;
t6 := t4 + t5:
                                                                     if (t6 > x) then
-- Square Root Algorithm - behavioral and structural
                                                                          t7 := t6;
                                                                     else
descriptions
                                                                          t7 := x:
                                                                     end if:
library ieee;
  use ieee.std_logic_1164.all;
                                                                     v done :='1':
                                                                     v_sqr_out := conv_std_logic_vector(t7,16);
  use ieee.std logic_misc.all;
  use ieee.std_logic_arith.all;
                                                                end if:
                                                                if (reset'event) and (reset = '0') then
                                                                     done <= v_done after 6.4 ns;
entity sqr is
                                                                     sqr_out <= v_sqr_out after 8.4 ns;
   port ( clk: in
                     std_logic;
                                                                end if:
                     std_logic_vector(15 downto 0);
           in1:in
                     std_logic_vector(15 downto 0);
                                                                 if (clk'event) and (clk = '1') and (start = '1') then
           in2: in
                                                                     done \leq v done after 7*88.8 ns;
                    std_logic;
        reset: in
                                                                     sqr out \leq v sqr out after 7*88.8 ns;
         start: in std_logic;
         done : out std logic;
                                                                 end if:
      sqr_out : out std_logic_vector(15 downto 0) );
                                                            end process;
                                                            end nonscheduled behavioral;
end sqr;
                                                            -- SRA structural description (datapath and controller)
-- behavioral description of SRA
                                                            architecture schematic_optimal of sqr is
architecture nonscheduled behavioral of sqr is
                                                             signal
                                                                       n_1: std_logic;
begin
                                                                       n 2: std logic:
                                                             signal
 process(clk,reset)
                                                                       n_3: std_logic;
     variable a,b,t1,t2,t3,t4,t5,t6,t7,x,y: integer;
                                                             signal
     variable v_sqr_out: std_logic_vector(15 downto 0);
                                                             signal
                                                                       n 4: std logic;
                                                                       n_5: std_logic;
     variable v_done : std_logic:='0';
                                                             signal
 begin
                                                             signal
                                                                       n_6: std_logic;
     if (reset = '0') then
                                                             signal
                                                                       n_7: std_logic;
                                                                       n_8: std_logic;
          v_done := '0';
                                                             signal
          v_sqr_out := "zzzzzzzzzzzzzzzz;";
                                                                       n_9: std_logic;
                                                             signal
    elsif (clk = '1') and (clk'event) and (start = '1') then
                                                             signal
                                                                      n_10: std_logic;
                                                                      n_11: std_logic;
          a := conv integer(signed(in1));
                                                             signal
          b := conv integer(signed(in2));
                                                                      n_12: std_logic;
                                                              signal
                                                                      n 13: std logic:
          if (a<0) then
                                                              signal
                                                              signal
                                                                      n_14: std_logic;
               t1 := -a;
          else
                                                              signal
                                                                      n 15: std logic;
                                                              signal
                                                                      n_16: std_logic;
              t1 := a;
                                                                      n_17: std_logic;
          end if:
                                                              signal
          if (b<0) then
                                                              signal
                                                                      n_18: std_logic;
                                                                      n_19: std_logic;
               t2 := -b;
                                                              signal
                                                                      n_20: std_logic;
          else
                                                              signal
               t2 := b:
                                                             component datapath_optimal
          end if;
          if (t1<t2) then
                                                               port ( c1:in std_logic;
                                                                       c2: in std_logic;
               x := t2;
                                                                       c3: in std_logic;
               y := t1;
                                                                       c4: in std logic;
          else
                                                                      clk: in std_logic;
               x := t1;
               y := t2;
                                                                       en: in std_logic;
                                                                      in1: in std_logic_vector(15 downto 0);
          end if;
                                                                      in2: in std_logic_vector(15 downto 0);
          t4 := y/2;
```

```
load1 : in std_logic;
                                                          s7 = > n_1 14
         load2: in std_logic;
                                                                 s8 = n_13, s9 = n_12, sqr_out = sqr_out);
         load3: in std_logic;
                                                           i 2 : controller optimal
           s1: in std_logic;
                                                             port map ( clk=>clk, reset=>reset, start=>start,
          s10: in std logic:
                                                          c1 = > n 11.
          s11: in std_logic;
                                                                 c2=>n_10, c3=>n_9, c4=>n_8, done=>done,
          s12: in std logic;
                                                          en=>n 4,
          s2: in std logic;
                                                                  load1 = > n_3, load2 = > n_2, load3 = > n_1,
          s3: in std_logic;
                                                          s1=>n_20, s10=>n_7,
          s4: in std logic;
                                                                  s11=>n_6, s12=>n_5, s2=>n_19, s3=>n_18,
          s5: in std_logic;
                                                          s4 = > n_17,
          s6: in std logic;
                                                                 s5=>n_16, s6=>n_15, s7=>n_14, s8=>n_13,
          s7: in std_logic;
                                                          s9 = > n_12);
          s8: in std_logic;
                                                          end schematic_optimal;
          s9: in std_logic;
      sqr out : out std_logic_vector(15 downto 0));
 end component;
 component controller_optimal
   port ( clk : in std_logic;
         reset: in std_logic;
         start : in std_logic;
          c1: out std_logic;
          c2: out std_logic;
          c3: out std logic;
          c4: out std_logic;
        done: out std_logic;
          en : out std_logic;
       load1 : out std_logic;
       load2 : out std_logic;
       load3 : out std_logic;
          s1: out std_logic;
          s10: out std_logic;
          s11: out std_logic;
          s12: out std_logic;
          s2: out std_logic;
          s3: out std_logic;
          s4: out std_logic;
          s5 : out std_logic;
          s6: out std_logic;
          s7: out std_logic;
          s8: out std_logic;
          s9: out std_logic);
 end component;
begin
 i_1: datapath_optimal
  port map (c1=>n_11, c2=>n_10, c3=>n_9, c4=>n_8,
clk = > clk, en = > n_4,
      in1=>in1, in2=>in2, load1=>n_3, load2=>n_2,
load3 => n_1,
       s1=>n_20, s10=>n_7, s11=>n_6, s12=>n_5,
s2 = > n_19
       s3=>n_18, s4=>n_17, s5=>n_16, s6=>n_15,
```

```
9.4 Datapath Entity.
                                                            port ( c : in std_logic;
i: in std_logic_vector(15 downto 0);
-- Datapath of Square Root Algorithm - structural
                                                                   o: out std_logic_vector(15 downto 0));
                                                          end component;
description
library ieee;
                                                          component shift3
 use ieee.std_logic_1164.all;
                                                            port ( i : in std_logic_vector(15 downto 0);
                                                                   o: out std_logic_vector(15 downto 0));
 use ieee.std_logic_misc.all;
 use ieee.std_logic_arith.all;
                                                          end component;
 use work.all;
                                                          component shift1
entity datapath_optimal is
                                                            port (
                                                                   i: in std_logic_vector(15 downto 0);
   port ( c1: in std_logic;
                                                                   o: out std_logic_vector(15 downto 0));
          c2: in
                  std_logic;
                                                          end component;
          c3: in
                  std_logic;
                  std_logic;
                                                          component addsubabs
          c4: in
                                                            port ( c0: in std_logic;
         clk: in std_logic;
                  std_logic;
                                                                   c1: in std_logic;
          en:in
         in1: in std logic vector(15 downto 0);
                                                                   i1: in std logic vector(15 downto 0);
         in2: in std_logic_vector(15 downto 0);
                                                                   i2: in std_logic_vector(15 downto 0);
        load1: in std_logic;
                                                                    o : out std_logic_vector(15 downto 0));
        load2: in std_logic;
                                                          end component;
        load3: in std_logic;
                                                           for all: addsubabs use entity work.addsubabs( struc-
           s1: in std_logic;
                                                        tural);
         s10: in std_logic;
         s11: in std_logic;
                                                          component register_16
         s12: in std_logic;
                                                            port ( clk: in std_logic;
                  std logic;
                                                                  din: in std_logic_vector(15 downto 0);
          s2: in
                  std_logic;
                                                                  load: in std_logic;
          s3 : in
          s4 : in
                  std_logic;
                                                                  dout : out std_logic_vector(15 downto 0) );
          s5: in std_logic;
                                                          end component;
          s6: in std_logic;
                  std_logic;
                                                          component absminmax
          s7: in
          s8: in std_logic;
                                                            port ( c0: in std_logic;
          s9: in std_logic;
                                                                   c1:in
                                                                          std logic;
     sqr_out : out std_logic_vector(15 downto 0) );
                                                                   i1: in std_logic_vector(15 downto 0);
                                                                          std_logic_vector(15 downto 0);
end datapath_optimal;
                                                                   i2 : in
                                                                   o: out std_logic_vector(15 downto 0));
architecture schematic of datapath_optimal is
                                                          end component;
 signal
          n_11: std_logic_vector(15 downto 0);
                                                        begin
          n_12: std_logic_vector(15 downto 0);
 signal
                                                          i_20: buffer16
          n 13: std_logic_vector(15 downto 0);
 signal
                                                            port map ( c=>en, i=>n_14, o=>sqr_out );
          n_14: std_logic_vector(15 downto 0);
 signal
 signal
          n_1 : std_logic_vector(15 downto 0);
                                                          i 1: buffer16
          n_2 : std_logic_vector(15 downto 0);
                                                            port map ( c=>s6, i=>n_7, o=>n_4 );
 signal
          n_3: std_logic_vector(15 downto 0);
 signal
                                                          i_2: buffer16
          n_4 : std_logic_vector(15 downto 0);
                                                            port map ( c=>s5, i=>in2, o=>n_4 );
 signal
          n_5: std_logic_vector(15 downto 0);
                                                          i_3: buffer16
 signal
 signal
          n_7: std_logic_vector(15 downto 0);
                                                            port map ( c=>s4, i=>n_7, o=>n_5 );
          n_9: std_logic_vector(15 downto 0);
                                                          i_4: buffer16
 signal
          n_10: std_logic_vector(15 downto 0);
                                                            port map ( c=>s3, i=>in1, o=>n_5 );
 signal
                                                          i 5: buffer16
 component buffer16
                                                            port map ( c=>s2, i=>n_9, o=>n_5 );
```

```
i_6: buffer16
   port map ( c=>s1, i=>n_10, o=>n_5 );
 i_7: buffer16
   port map ( c=>s12, i=>n_12, o=>n_1 );
 i_8: buffer16
   port map ( c=>s10, i=>n_13, o=>n_2 );
 i_9: buffer16
   port map ( c=>s8, i=>n_13, o=>n_3 );
 i_10 : buffer16
   port map ( c=>s11, i=>n_11, o=>n_1 );
 i_11: buffer16
   port map ( c=>s7, i=>n_11, o=>n_3 );
 i_12 : buffer16
   port map ( c=>s9, i=>n_14, o=>n_2 );
 i_13 : shift3
   port map ( i=>n_13, o=>n_12 );
 i_14 : shift1
   port map ( i=>n_10, o=>n_9 );
 i_15 : addsubabs
     port map ( c0=>c3, c1=>c4, i1=>n_2, i2=>n_1,
o = > n_7);
 i_reg1 : register_16
      port map ( clk=>clk, din=>n_4, load=>load2,
dout=>n_11);
 i_reg2 : register_16
      port map ( clk=>clk, din=>n_10, load=>load3,
dout=>n_13);
 i_reg3 : register_16
      port map ( clk=>clk, din=>n_5, load=>load1,
dout=>n_14);
 i_19: absminmax
     port map (c0=>c1, c1=>c2, i1=>n_3, i2=>n_14,
o = > n_10);
end schematic;
```

9.5 Abs/min/max Entity. o <= conv_std_logic_vector(c,16) after 62.8 ns: end if: -- abs/min/max library component - structural and if (i1'event) then behavioral descriptions o <= conv_std_logic_vector(c,16) after 62.8 ns; library ieee; end if; use ieee.std_logic_1164.all; if (i2'event) then use ieee.std_logic_arith.all; o <= conv_std_logic_vector(c,16) after 61 use work.all; ns; end if: entity absminmax is end process; port (end behavioral; i1: in std_logic_vector (15 downto 0); i2: in std_logic_vector (15 downto 0); c0: in std_logic; architecture structural of absminmax is c1: in std_logic; o: out std_logic_vector (15 downto 0) signal s1,s2,s3,s4,s5: std_logic_vector (15 downto 0);end absminmax; signal cout, overflow, s6, one: std_logic; architecture behavioral of absminmax is -- adder_16 is a 16 bit ripple carry adder begin component adder_16 process(c0,c1,i1,i2) port (cin: in std_logic; variable a,b,c: integer; std_logic_vector (15 downto 0); x:in begin y:in std_logic_vector (15 downto 0); a := conv_integer(signed(i1)); cout : out std_logic; b := conv_integer(signed(i2)); overflow: out std_logic; if (c1='0') and (c0='1') then s: out std_logic_vector (15 downto 0)); if (b<0) then end component; c := -b;else -- selector2_16 is a 16 bit 2 to 1 selector c := b: component selector 216 end if; port (i0: in std_logic_vector (15 downto 0); elsif (c1='1') and (c0='0') then i1:in std_logic_vector (15 downto 0); if (a < b) then s:in std_logic; c := a;o: out std_logic_vector (15 downto 0)); else end component; c := b; end if; -- and_16 is an array of 16 2-input and gates elsif (c1='1') and (c0='1') then component and_16 if (a > b) then port (i1: in std_logic_vector (15 downto 0); c := a;i2 : in std_logic_vector (15 downto 0); else o: out std_logic_vector (15 downto 0)); c := b; end component; end if; end if: -- inv_16 is an array of 16 inverters if (c0'event) then component inv_16 o <= conv_std_logic_vector(c,16) after 10 std_logic_vector (15 downto 0); port (ns; o : out std_logic_vector (15 downto 0)); end if; end component; if (c1'event) then -- xor2 is a 2 input xor gate

```
component xor2
             i1: in
                      std_logic;
    port (
                       std_logic;
              i2: in
              o:out std_logic);
    end component;
     for all: adder_16 use entity work.adder_16( sche-
matic);
    for all: selector2_16 use entity work.selector2_16(
schematic);
    for all: and_16 use entity work.and_16( schematic
);
    for all: inv_16 use entity work.inv_16( schematic );
    for all: xor2 use entity work.xor2(behavioral);
begin
    process(c1) begin
        for i in 0 to 15 loop
            s1(i) \le c1;
        end loop;
    end process;
    one <= '1';
    u1 : and_16 port map(s1,i1,s2);
    u2: inv_16 port map(i2,s3);
    u3: adder_16 port map(one,s2,s3,cout,overflow,s4);
    u4: selector2_16 port map(s4,i1,c1,s5);
    u5 : xor2 port map(c0,s4(15),s6);
    u6 : selector2_16 port map(i2,s5,s6,o);
end structural;
```

9.6 16 Bit Adder Entity.	signal n_4: std_logic;
	signal n_5: std_logic;
//////////////////////////////////////	signal n_6: std_logic;
	signal n_7: std_logic;
16 bit adder - behavioral and structural descriptions	signal n_8: std_logic;
	signal n_9 : std_logic;
library ieee;	signal n_10: std_logic;
use ieee.std_logic_1164.all;	signal n_11 : std_logic;
use ieee.std_logic_misc.all;	signal n_12 : std_logic;
use ieee.std_logic_arith.all;	signal n_13: std_logic;
	signal n_14 : std_logic;
entity adder_16 is	signal n_15: std_logic;
port (cin: in std_logic;	signal cout_dummy: std_logic;
x: in std_logic_vector(15 downto 0);	•
y: in std_logic_vector(15 downto 0);	adder_1 is a 1 bit full adder whose output is:
cout : out std_logic;	s = (x xor y xor cin)
overflow : out std_logic;	cout = (x and y) or (x and cin) or (y and cin)
s: out std_logic_vector(15 downto 0));	component adder_1
end adder_16;	port (cin: in std_logic;
cità addoi_10,	x: in std_logic;
architecture behavioral of adder_16 is	y: in std_logic;
	cout : out std_logic;
begin	
process(x,y,cin)	s:out std_logic);
variable sum: std_logic_vector(15 downto 0);	end component;
variable carry: std_logic_vector(16 downto 0);	
begin	xor2 is a 2 input xor gate
carry(0) := cin;	component xor2
for i in 0 to 15 loop	generic (delay: time := 4.2 ns);
sum(i) := x(i) xor y(i) xor carry(i);	port (i1: in std_logic;
carry(i+1) := (x(i) and y(i)) or (x(i) and car-	i2: in std_logic;
ry(i))	o:out std_logic);
or $(y(i) \text{ and } carry(i))$;	end component;
end loop;	
if(cin'event) then	begin
s <= sum after 46.2 ns; verified	
cout <= carry(16) after 44.8 ns; verified overflow <= carry(15) xor carry(16) after	cout <= cout_dummy;
46.2 ns;	i_13 : adder_1
end if;	port map (cin=>n_6, x=>x(4), y=>y(4),
if (x'event) or (y'event) then	cout=>n_5, s=>s(4));
s <= sum after 50.4 ns; verified	i_14 : adder_1
cout <= carry(16) after 49 ns;	port map ($cin=>n_7$, $x=>x(3)$, $y=>y(3)$,
overflow <= carry(15) xor carry(16) after	cout=> n_6 , s=> $s(3)$;
50.4 ns;	i_15 : adder_1
end if;	port map ($cin=>n_8$, $x=>x(2)$, $y=>y(2)$,
end process;	cout=>n_7, s=>s(2));
=	i_16: adder_1
end behavioral;	
1717	port map (cin=>n_9, x=>x(1), y=>y(1),
16-bit ripple carry adder	$cout = n_8, s = s(1)$;
architecture schematic of adder_16 is	i_17 : adder_1
	port map (cin=>cin, x=>x(0), y=>y(0),
signal n_1 : std_logic;	$cout = n_9, s = s(0)$;
signal n_2 : std_logic;	i_18 : adder_1
signal n_3: std_logic;	

```
port map ( cin=>n_5, x=>x(5), y=>y(5),
cout = > n_4, s = > s(5);
    i_19: adder_1
             port map ( cin=>n_4, x=>x(6), y=>y(6),
cout=>n_2, s=>s(6));
    i_20: adder_1
             port map ( cin = > n_2, x = > x(7), y = > y(7),
cout = > n_3, s = > s(7));
    i_21 : adder_1
             port map ( cin=>n_3, x=>x(8), y=>y(8),
cout = > n_15, s = > s(8);
    i_22: adder_1
            port map ( cin=>n_15, x=>x(9), y=>y(9),
cout = > n_14, s = > s(9);
    i_23: adder_1
          port map ( cin=>n_14, x=>x(10), y=>y(10),
cout = > n_13, s = > s(10);
    i_24: adder_1
           port map ( cin = >n_13, x = >x(11), y = >y(11),
cout = > n_12, s = > s(11);
    i_25: adder_1
           port map ( cin=>n_12, x=>x(12), y=>y(12),
cout=>n_11, s=>s(12));
    i_26: adder_1
           port map ( cin = n_11, x = x(13), y = y(13),
cout=>n_10, s=>s(13));
    i_27: adder_1
          port map ( cin = > n_10, x = > x(14), y = > y(14),
cout = > n_1, s = > s(14);
    i_28: adder_1
           port map ( cin=>n_1, x=>x(15), y=>y(15),
cout = cout_dummy, s = s(15);
    i_12:xor2
        generic map (delay => 4.2 ns)
       port map (i1=>cout_dummy, i2=>n_1, o=>over-
flow);
end schematic;
```

```
9.7 1-Bit Full Adder Entity.
-- 1 bit full adder - behavioral and structural descriptions
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.std logic_misc.all;
  use ieee.std_logic_arith.all;
entity adder_1 is
    port (
            cin : in
                      std logic:
                      std_logic;
               x:in
               y: in std_logic;
            cout : out std_logic;
               s:out std_logic);
end adder_1;
architecture behavioral of adder 1 is
    process(cin,x,y) begin
         if (x'event) or (y'event) then
              s \le (x \text{ xor } y \text{ xor cin}) \text{ after } 8.4 \text{ ns};
               cout \leftarrow (x and y) or (x and cin) or (y and
cin) after 7 ns;
         end if;
        if (cin'event) then
              s \le (x \text{ xor } y \text{ xor cin}) \text{ after } 4.2 \text{ ns};
               cout \le (x \text{ and } y) \text{ or } (x \text{ and } cin) \text{ or } (y \text{ and } y)
cin) after 2.8 ns;
        end if:
    end process;
end behavioral;
architecture schematic of adder_1 is
    signal
               n 1: std logic;
    signal
               n 2: std logic;
              n_3: std_logic;
    signal
    -- nand2 is a 2-input nand gate
    component nand2
    generic (delay: time := 1.4 ns);
              i1: in std_logic;
    port (
              i2: in std_logic;
               o:out std_logic);
    end component;
    -- xor2 is a 2-input xor gate
    component xor2
    generic (delay: time := 4.2 ns);
              i1:in std_logic;
    port (
              i2: in std_logic;
```

```
o: out std_logic);
    end component;
begin
    i 6: nand2
        generic map (delay => 1.4 ns)
       port map (i1=>n_3, i2=>n_2, o=>cout);
    i 7: nand2
        generic map (delay => 1.4 ns)
       port map (i1=>n 1, i2=>cin, o=>n 2);
   i 8: nand2
        generic map (delay => 1.4 ns)
       port map (i1=>y, i2=>x, o=>n_3);
   i 5: xor2
        generic map ( delay => 4.2 \text{ ns} )
       port map (i1 = cin, i2 = n_1, o = s);
   i_4: xor2
        generic map (delay => 4.2 ns)
       port map (i1=>y, i2=>x, o=>n 1);
end schematic;
```

9.8 16-Bit Register Entity.

architecture schematic of register_16 is

```
signal
                                                                        n 4: std logic;
                                                               signal
                                                                        n_7: std_logic;
-- 16 bit register - behavioral and structural descriptions
                                                               signal
                                                                        n_10: std_logic;
                                                                       n_13: std_logic;
                                                               signal
                                                                        n 16: std logic;
library ieee:
                                                               signal
 use ieee.std logic_1164.all;
                                                               signal
                                                                       n 19: std logic;
 use ieee.std logic_misc.all;
                                                               signal
                                                                       n_22: std_logic;
 use ieee.std_logic_arith.all;
                                                               signal
                                                                       n_25: std_logic;
                                                               signal
                                                                       n_28: std_logic;
entity register 16 is
                                                               signal
                                                                       n_31: std_logic;
    generic( setup: time := 2 ns;
                                                                       n_34: std_logic;
                                                               signal
    hold: time := 1 \text{ ns});
                                                               signal
                                                                       n_37: std_logic;
                      std_logic;
                                                               signal
                                                                       n_40: std_logic;
    port ( clk: in
                                                                       n_43: std_logic;
            din: in
                      std_logic_vector(15 downto 0);
                                                               signal
           load: in
                      std_logic;
                                                               signal
                                                                       n 46: std logic;
           dout : out std_logic_vector(15 downto 0) );
                                                               signal
                                                                       n_49: std_logic;
begin
                                                               signal
                                                                       dout_dummy: std_logic_vector(15 downto
    process(clk)
                                                           0);
    begin
       if(clk='1') and (clk'event) and (load = '1') then
                                                               -- mux2 is a 1-bit 2 to 1 selector
            assert (din'stable(setup + 4.8 ns))
                                                               component mux2
            report "setup time violation!"
                                                               port (
                                                                        i0 : in
                                                                                std_logic;
            severity warning;
                                                                                std_logic;
                                                                        i1: in
            assert (load'stable(setup + 5.8 ns))
                                                                         s:in
                                                                                std logic;
            report "setup time violation!"
                                                                         o : out std_logic );
            severity warning;
                                                               end component;
            assert (din'stable(4.8 ns - hold))
            report "hold time violation!"
                                                               -- dff is a D flip flop
            severity warning;
                                                               component dff
            assert (load'stable(5.8 ns-hold))
                                                              port (
                                                                      clk: in std_logic;
            report "hold time violation!"
                                                                         d: in std logic;
            severity warning;
                                                                         q:out std_logic);
        end if;
                                                               end component;
    end process;
end register_16;
                                                           begin
                                                               dout <= dout_dummy;
architecture behavioral of register_16 is
    constant delay: time := 4 ns;
                                                               i 1: mux2
begin
                                                                     port map (i0 = > dout_dummy(0), i1 = > din(0),
                                                           s = > load, o = > n_49);
    process(clk)
         variable result: std_logic_vector(15 downto 0)
                                                               i 2: mux2
:= "00000000000000000";
                                                                     port map (i0=>dout_dummy(1), i1=>din(1),
    begin
                                                           s = > load, o = > n_46);
       if(clk='1') and (clk'event) and (load = '1') then
                                                               i_3: mux2
            result := din:
                                                                     port map (i0=>dout_dummy(2), i1=>din(2),
            dout <= result after delay;
                                                           s = > load, o = > n_43);
                                                               i_4: mux2
        end if:
    end process;
                                                                     port map (i0 = > dout_dummy(3), i1 = > din(3),
end behavioral;
                                                           s = > load, o = > n_40);
                                                               i 5: mux2
```

```
port map (i0 = > dout dummy(4), i1 = > din(4),
                                                                   port map (clk=>clk, d=>n 31, q=>dout -
                                                        dummy(6));
s = > load, o = > n 37);
                                                           i 24: dff
    i 6: mux2
         port map (i0 = dout_dummy(5), i1 = din(5),
                                                                   port map (clk=>clk, d=>n_28, q=>dout_-
                                                        dummy(7);
s=>load, o=>n 34);
                                                           i_25: dff
    i 7: mux2
         port map ( i0=>dout_dummy(6), i1=>din(6),
                                                                   port map (clk=>clk, d=>n_22, q=>dout_-
                                                        dummy(9));
s = > load, o = > n_31);
                                                           i_26: dff
    i 8: mux2
         port map (i0=>dout_dummy(7), i1=>din(7),
                                                                   port map (clk=>clk, d=>n_25, q=>dout_-
                                                        dummy(8);
s = > load, o = > n_28);
                                                           i 27: dff
    i 9: mux2
                                                                   port map (clk=>clk, d=>n 19, q=>dout -
         port map (i0=>dout_dummy(8), i1=>din(8),
                                                        dummy(10));
s=>load, o=>n 25);
                                                           i 28: dff
    i 10: mux2
         port map (i0 = dout_dummy(9), i1 = din(9),
                                                                   port map (clk=>clk, d=>n 16, q=>dout -
s=>load, o=>n 22);
                                                        dummy(11)):
    i 11: mux2
                                                           i 29: dff
        port map (i0 = > dout dummy(10), i1 = > din(10),
                                                                   port map (clk=>clk, d=>n_10, q=>dout_-
s = > load, o = > n_19);
                                                        dummy(13));
                                                           i_30: dff
    i 12: mux2
        port map ( i0=>dout_dummy(11), i1=>din(11),
                                                                   port map (clk=>clk, d=>n_13, q=>dout_-
                                                        dummy(12));
s=>load, o=>n_16);
                                                           i_31:dff
    i_13: mux2
                                                                    port map (clk=>clk, d=>n_7, q=>dout_-
        port map (i0=>dout_dummy(12), i1=>din(12),
s=>load. o=>n 13):
                                                        dummy(14));
                                                           i 32: dff
    i 14: mux2
        port map ( i0=>dout_dummy(13), i1=>din(13),
                                                                    port map (clk=>clk, d=>n 4, q=>dout -
s=>load, o=>n 10);
                                                        dummy(15));
    i 15: mux2
        port map (i0=>dout_dummy(14), i1=>din(14),
                                                        end schematic;
s = > load, o = > n_7);
    i_16: mux2
        port map ( i0=>dout_dummy(15), i1=>din(15),
s = > load, o = > n_4);
    i_17: dff
           port map ( clk = > clk, d = > n_46, q = > dout_-
dummv(1));
    i 18: dff
           port map ( clk = > clk, d = > n_49, q = > dout_-
dummy(0));
    i_19: dff
           port map (clk=>clk, d=>n_43, q=>dout_-
dummy(2));
    i 20: dff
           port map (clk=>clk, d=>n_40, q=>dout_-
dummy(3);
    i 21: dff
           port map ('clk=>clk, d=>n_34, q=>dout_-
dummy(5);
    i 22: dff
           port map (clk=>clk, d=>n_37, q=>dout_-
dummy(4));
    i 23: dff
```

9.9 D Flip Flop Entity.

```
-- D flip-flop - behavioral description
library ieee;
 use ieee.std_logic_1164.all;
entity dff is
    generic ( delay : time := 4 ns;
              setup: time := 2 \text{ ns};
              hold : time := 1 \text{ ns});
    port ( clk: in
                     std_logic;
                     std_logic;
             d:in
              q: out std_logic);
begin
    process(clk)
    begin
        if (clk = '1') and (clk'event) then
            assert (d'stable(setup))
            report "setup time violation!"
            severity warning;
        end if;
    end process;
    process(d) begin
        if (clk = '1') then
            assert (clk'stable(hold))
            report "hold time violation!"
            severity warning;
        end if;
    end process;
end dff;
architecture behavioral of dff is
    process(clk)
        variable state : std_logic := '0';
        if (clk = '1') and (clk'event) then
            state := d;
            q <= state after delay;
        end if;
    end process;
end behavioral;
```

9.10 2 Input And Gate Entity.

end behavioral;

```
-- 2 input and gate - behavioral description
library ieee;
 use ieee.std_logic_1164.all;
 use ieee.std_logic_misc.all;
 use ieee.std_logic_arith.all;
entity and2 is
    generic (delay: time := 2.4 ns);
           i1: in std_logic;
    port (
           i2: in std_logic;
            o:out std_logic);
end and2;
architecture behavioral of and2 is
begin
    o <= i1 and i2 after delay;
```