UC Irvine ICS Technical Reports

Title

Software performance estimation for Toshiba TLCS-R3900

Permalink

<https://escholarship.org/uc/item/3c92q0x6>

Authors

Chang, En-Shou Gajski, Daniel D.

Publication Date 1996-06-11

Peer reviewed

 $rac{SLBAR}{Z}$ $rac{2}{c}$ $n0.9$

Notice; This Materiai may be protected by Copyright Law (Title 17 U.S.C.)

Software Performance Estimation for Toshiba TLCS-R3900

En-Shou Chang Daniel D. Gajski

Technical Report #96-19 June 11, 1996

Department of Information and Computer Science University of California, Irvine Irvine, CA 92717-3425 (714) 824-8059

echang@ics.uci.edu

Abstract

This report contains information about software performance of Toshiba TLCS-R3900 RISC processor evaluated by a software estimation technique proposed by J. Gong et. al. This technique decomposes the program into basic block then evaluates total execution time by analysis execution flow. The execution time of basic block is computed by compiling subprogram into generic instructions then mapping to real instruction. In addition, we analyze the pipeline stall phenomenon for TLCS-R3900. A processor profile is proposed to count the effects. Based on this generic estimation model, our estimator can produce accurate estimation without large computation time and precious resource, such as compilers or simulators for each processor.

¹ Introduction

Software performance can be measured in three ways[1]: in-circuit simulation, software simulation, and soft ware estimation. The comparison of these three ap proaches are summarized in Table 1.

In hardware simulation, system specification was compiled into target machine code and performance was measured by running the code on target processor. This approach need one in-circuit simulator and one compiler for each processor. Though the measured metrics is accurate but the flexibility of the tool is low due to the huge resource requirement.

In software simulation, system specification was com piled into target machine code and performance was measured by running the code in software simulator of the target processor. This approach needs one com piler and one simulator for each processor. In this approach, the estimation accuracy is high (the same as in-circuit simulation) and the fiexibility is higher because software simulator is more accessible than incircuit simulator. But software simulator is very time consuming.

In software estimation, the estimator calculates the performance of the system specification based on a profile of each processor. No compiler, software sim ulator, or in-circuit simulator are needed. This ap proach only consume less computation time and need less resource, one technology file for each target pro cessor and one estimator only. The accuracy is lower than the previous two approaches.

Through the discussion above, we know the soft ware estimator is more suitable for design automa tion tools because its flexibility and speed allow de sign space exploration. In this report, we develop an estimation method that can produce accurate enough metrics for system level design tools for Toshiba 32-bit RISC microprocessor TLCS-R3900 family[2].

2 Software performance estima tion

Software performance estimation can be divided into two steps: (1) flow analysis and (2) basic block es timation. In flow analysis, system specification was divided into several basic blocks, as the example in Figure 1. Basic block is a straight-line code which has no branches. Every branch among basic blocks is as sociated with a probability that this branch will be taken. The execution frequency of each basic block can be calculated based on the graph of basic block and branch probability[l].

After the execution time of each basic block was measured in the second step, the execution time of the whole specification can be calculated by following equation:

$$
execution(S) = \sum_{b_i \in S} execution(b_i) \times freq(b_i) \qquad (1)
$$

where b_i is basic block.

This report takes the same approach in [1] to do software performance estimation for TLCS-R3900 pro cessor. In basic block estimation, we adapt the generic estimation model[3], which is shown in Figure 2. The system specification was compiled into generic three address instructions. For each processor, there is a technology file providing the timing and instruction size of each generic instruction. Then the execution time of basic block can be calculated as follows:

$$
execution(B) = \sum_{I_j \in B} time(I_j)
$$
 (2)

where I_j is the generated generic instruction.

³ Estimation model for TLCS-R3900

According to the specification of TLCS-R3900 in[2], we can model TLCS-R3900 as a 5-stage pipeline pro-

Table 1; Comparison of software estimation approaches

Figure i: (a) VHDL program, (b) basic block graph

Figure 2: Generic estimation model

cessor with certain exceptions.

Since the generic estimation model has shown good results in estimation for non-pipelined processor in[3], we nowextend it to measure the performance of TLCS-R3900, which is a pipeline processor. Fundamentally, the overlap time of pipeline instruction can be re flected in

$$
execution(B) = \sum_{I_j \in B} (time(I_j) - pipe_depth + 1) + pipe_depth - 1
$$
\n(3)

, but the result is not accurate due to pipeline stall.

TLCS-R3900 can issue one instruction per clock cycle in ideal situation. When one instruction depend on the result of previous instructions or content a same resource of previous instructions that are still in the pipeline, this instruction would be paused and pipeline was stalled. Figure 3 shows an example of pipeline stall from TLCS-R3900 user manual[2].

The hardware model we use for TLCS-R3900 was depicted in Figure 4. The TLCS-R3900 was profiled as a sequence of function unit which can handle one instruction at a time. In order to calculate the pipeline stall, two pipeline stall tables were included in addi tion to the execution time of each generic instruction.

Pipeline stalls in each generic instruction were al ready covered in the execution time of generic instruction. Pipeline stalls between generic instructions were stored in pipeline stall table. Pipeline stall table is a two dimension array. Both the x and y dimension are generic instructions. And the array value is the num ber of pipeline stalls introduced when the instruction indexed by x is following the instruction indexed by y. The two pipeline stall tables have the sameformat, but having different value. Data dependent pipeline stall table, DDStall, is used when an instruction de pend on the result of its previous instruction, while resource contention pipeline stall table is used for in

structions that have no data dependency but require the same resource at the same time. The execution time of a basic block can be formulated as $Eq.(3)$.

Both technology files, for generic instruction tim ing and for pipeline stall insertion, are attached in Appendix A and B respectively.

4 Software performance for CPU core

Performance of three typical programson TLCS-R3900 are estimated in this section. We also quote software performance estimation of some commercial products from[4] for comparison.

The elliptical filter[5] contains a few basic blocks and most of its statements are inside one basic block. The medical system[6] contains many basic blocks (more than thirty) and each basic block only contains a few statements. The MPEG decoder[7] has large number of basic blocks and statements.

Table 2 shows the estimated performance of these programs on four processors. The performance is mea sured by clock cycle.

5 Practical performance estima tion for TLCS-R3900

In general, commercial products use slow but inex pensive DRAM as main memory and increase system performance by way of using cache. There is certain amount of build-in cache with TLCS-R3900 proces sor family. It take only one clock cycle to access data from cache. But, it would take several clock cycle to access data if there is a cache-missing. Since the cache misses depend on characteristics and size of program, replacement policies, size, and levels of cache, the only feasible way known is that user provides the missratio and cost. Table 3 shows some estimation of practical

- F : Fetch
- $D:Decode$

W

Technology File

- Timing for each generic instruction
- Resource Contention Stall Table (RCStall)

• Data Dependency Stall Table (DDStall)

Figure 4: Hardware model of TLCS-R3900

 $execution(B) = \sum_{I_j \in B}(time(I_j) + stall(I_j - 1, I_j) - pipe_{depth} + 1) + pipe_{depth} - 1$

 (4)

where $stall = \begin{cases} RCStall(I_{j-1}, I_j) \text{ if } I_j \text{ does not depend on } I_{j-1} \\ DDStall(I_{j-1}, I_j) \text{ if } I_j \text{ depend on } I_{j-1} \end{cases}$

program	performance estimated		hardware
	without cache-missing	with cache-missing	specification
elliptic filter	370	444	clock period $= 50MHz$
medical system	1031	1237	DRAM access time $= 70$ ns
MPEG decoder	496.7K	596.0K	cache miss-ratio = 5%
elliptic filter	370	666	clock period $= 50MHz$
medical system	1031	1856	DRAM access time $= 70$ ns
MPEG decoder	496.7K	894.1K	cache miss-ratio = 20%
elliptic filter	370	370	clock period $= 20MHz$
medical system	1031	1031	DRAM access time $=$ 40ns
MPEG decoder	496.7K	496.7K	cache miss-ratio = 20%

Table 2: Software performance of 4 CPU cores

Table 3: Estimation of practical performance of TLCS-R3900

software performance of TLCS-R3900.

6 Concluding remarks

In this report, we have shown the software perfor mance estimation that can produce result with a few resource and computation time for Toshiba TLCS-R3900 processor. This flexible approach was very suit able for design tools of system level hardware/software codesign.

Compiler optimization and cache miss are two is sues about software estimation on which we didn't do well so far. When implementing the specification in software, most program will be compiled with opti mization option. The speed-up of optimized code de pends on the application, the compiler, and processor. A feasible solution is to find out a statistically the speed-up ratios by running a certain number of exam

these ratios to get the optimized performance. Meth ples. The estimated performance can be multiplied by ods that can evaluate the performance of optimized code by profiling the optimization techniques, such as loop-unrolling and register allocation, require further study.

We computed cache overhead by user-provided miss ratio and cost. Since sometimes the user does not know much about the performance of the cache, some methods that can evaluate cache overhead according to profile of cache mechanism and program character istics require further study, too.

References

[1] D. Gajski, F. Vahid, S. Narayan, and J. Gong, Spectfication and design of embedded systems. New Jersey: Prentice Hall, 1994.

- [2] T. Co., 32-Bit RISC MICROPROCESSOR TLCS-RS900 FAMILY USERS MANUAL. Toshiba Co., 1995.
- [3] J. Gong, D. Gajski, and S. Narayan, "Software estimation from executable specifications." UC Irvine, Dept. of ICS, Technical Report 93-05,1993.
- [4] C.-Y. Huang and D. Gajski, "Software perfor mance estimation for pipeline and superscalar pro cessors." UC Irvine, Dept. of ICS, Technical Re port 95-20,1995.
- [5] N. Dutt and C. Ramachandran, "Benchmarks for the 1992 high level synthesis workshop." UC Irvine, Dept. of ICS, Technical Report 92- 107,1992.
- [6] A. Wu, "A microprocessor-based ultrasonic system for measuring bladder volumes." Master Thesis in Electrical and Computer Engineering at University of Arizona, Tucson, 1985., 1985.
- [7] A. Thordarson and D. Gajski, "Comparison of manual and automatic behavioral synthesis on mpeg algorithm." UC Irvine, Dept. of ICS, Tech nical Report 95-09,1995.

Technology file for TLCS-R3900 \mathbf{A}

 $\widetilde{\omega}$

 $\boldsymbol{9}$

 $\overline{\mathbf{c}}$

 $\sim 10^{\circ}$

 $\overline{}$

D

Pipeline stall file for TLCS-R3900 (partial) B

```
# Lines starting with '#' in the beginning of this file are comments.
# The number in the first line after the comment is processor type,
        1 for pipeline, 2 for in_order_issue superscaler and
#3 for out_order_issue superscaler.
  If this metric is for pipeline processor, the format after the
#processor.type is as follows:
##row.number, column_number
#row.nnmber x column.number matric for data dependent stall
#row_nnmber x column.number matric for resource conflict stall
# All these number are seperated by space or new_line.
## If this metric file is for out_order_issue superscaler processor,
#
        the format after the processor_type is as follows:
#
#max.issue fu.type queue.size.typel num.ful
#. . . . . . . . . . . . . . .
#
                                      queue_8ize_typen num_fun
#In this part, max_issue is the max of concurrently issued instructions.
#
                 fu_type is the number of function unit type.
#
                 queue.size.typel to queue.size.typen is the size of
#the queue in front of the function unit executing
#this type of machine instruction. num_fux is the number of copyies
#of this fu type.
##
                 exec.time type COMMENTS
#exec.time type COMMENTS
#. . . . . . . . . . .
#exec.time type COMMENTS
#
                xxxxxxxxxxxxxxxxxxx
#
        Each line says the execution time and instruction type of a
#
                machine instruction. The first line is for the
#
                machine instruction whose id is 1. Instruction type
#
                is used for determine parallel issue instruction.
#
                Typically, instructions are grouped ina same type
#if they are executed by a same function unit.
#
                Anything after the two numbers in a line are comments.
#
                This part ends with a line starting with nonnumeric
#
                symbol.
#id.l depend.!.1 depend.1.2 ... id.a depend.a.l depend.a.2 X
#
#id.l depend.!.1 depend.!.2 ... id.b depend.b.l depend.b.2 X
#
                id_1 depend_1.1 depend_1.2 ... id_n depend_n.1 depend_n.2 X
##
        Each line says the mapped machine instruction for a generic
                instruction. The first line is for the first generic
```
 $#$ instrtion. Each generic instruction must be napped to one $#$ and only one line. 'depend_x_z' says depedency among these # machine instructions for a same generic instruction. $#$ if 'depend_x_x' is -1 , it means this machine instruction $#$ depends on the previous machine instruction. Every $#$ machine instruction can have tvo depedency at most. $#$ If there is no depedency, set 'depend_x_x' greater or $#$ equal to 0. EACH LINE MUST ENDS WITH A NONNUMERIC SYMBOL. $#$ $#$ number_1 type_1 number_a type_a XXX $#$ number_1 type_1 number_b type_b XXX $#$ number.l type.l number.n type.n XXX $#$ $#$ Each line is a grouping rule. Up to the number of instructions $#$ in the specified types can be issued in parallel. Each # line ends with a nonnumeric symbl. This part is the end # of this metric file. $#$ # If this file is for an in_order_issue superscalar processor, $\pmb{\#}$ the format is the same as the one for out_order_issue # superscalar processor without the first part, that is # the following line: $#$ f_queue_size instr.type queue.size.typei ... queue.size.typen $#$ $#$ $#$ $#$ # This file is for Toshiba TLCS-R3900 processor whose architecture is # in-order-issue superscaler. 1 5 138 138 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 00000000 DIVl 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 000000000000000 DIV2 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 00000000 DIV3 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000

0000000000 00000000 DIV4 000000000000000000 DIV5 . *.* 0000010000 0000000000 0100000000 01000000000000000 CMP13 000001000000000000000100000000 0100000000 00000000 CMP14 000001000000000000000100000000 00000100010000010000 00000000000 0100000000 00000000 CMP15 0000010000 0000000000 0100000000

0100000000 00000000 CMP16

 $000001000000000000000100000000$

 $0000000000000000000000002$

 $000001000000000000000100000000$ 010000000000000000 MOV3

 $000100000000000000010000000000$ $0000010000000000000000100000000$

. .

.

14